ADC08L060CIMT National Semiconductor, ADC08L060CIMT Datasheet

no-image

ADC08L060CIMT

Manufacturer Part Number
ADC08L060CIMT
Description
8-Bit/ 10 MSPS to 60 MSPS/ 0.65 mW/MSPS A/D Converter with Internal Sample-and-Hold
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC08L060CIMT
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
ADC08L060CIMTX/NOPB
Manufacturer:
NS/TI
Quantity:
4
© 2002 National Semiconductor Corporation
ADC08L060
8-Bit, 10 MSPS to 60 MSPS, 0.65 mW/MSPS A/D
Converter with Internal Sample-and-Hold
General Description
The ADC08L060 is a low-power, 8-bit, monolithic analog-to-
digital converter with an on-chip track-and-hold circuit. Opti-
mized for low cost, low power, small size and ease of use,
this product operates at conversion rates of 10 MSPS to
60 MSPS while consuming just 0.65 mW per MHz of clock
frequency, or 39 mW at 60 MSPS. Raising the PD pin puts
the ADC08L060 into a Power Down mode where it con-
sumes
The unique architecture achieves 7.6 Effective Bits. The
ADC08L060 is resistant to latch-up and the outputs are
short-circuit proof. The top and bottom of the ADC08L060’s
reference ladder are available for connections, enabling a
wide range of input possibilities. The digital outputs are
TTL/CMOS compatible with a separate output power supply
pin to support interfacing with 1.8V to 3V logic. The digital
inputs (CLK and PD) are TTL/CMOS compatible.
The ADC08L060 is offered in a 24-lead plastic package
(TSSOP) and is specified over the industrial temperature
range of −40˚C to +85˚C.
Features
n Single-ended input
n Internal sample-and-hold function
n Low voltage (single +3V) operation
n Small package
Pin Configuration
<
1.0 mW.
DS200417
n Power-down feature
Key Specifications
n Resolution
n Conversion rate
n DNL
n INL
n SNR (10.1 MHz)
n ENOB (10.1 MHz)
n THD (10.1 MHz)
n Latency
n No missing codes
n Power Consumption
n
n
Applications
n Digital Imaging
n Set-top boxes
n Portable Instrumentation
n Communication Systems
n X-ray imaging
n Viterbi decoders
Operating
Power down
20041701
0.65 mW/MSPS (typ)
+0.5/−0.2 LSB (typ)
November 2002
±
<
5 Clock Cycles
0.25 LSB (typ)
www.national.com
1.0 mW (typ)
7.6 bits (typ)
−57 dB (typ)
Guaranteed
48 dB (typ)
60 MSPS
8 bits

Related parts for ADC08L060CIMT

ADC08L060CIMT Summary of contents

Page 1

... Features n Single-ended input n Internal sample-and-hold function n Low voltage (single +3V) operation n Small package Pin Configuration © 2002 National Semiconductor Corporation n Power-down feature Key Specifications n Resolution n Conversion rate n DNL n INL n SNR (10.1 MHz) n ENOB (10 ...

Page 2

... Ordering Information ADC08L060CIMT ADC08L060CIMTX ADC08L060EVAL Block Diagram Pin Descriptions and Equivalent Circuits Pin No. Symbol www.national.com TSSOP TSSOP (tape and reel) Evaluation Board Equivalent Circuit Analog signal input. Conversion range is V Analog Input that is the high (top) side of the reference ladder of the ADC ...

Page 3

Pin Descriptions and Equivalent Circuits Pin No. Symbol CLK 13 thru 16 and D0–D7 19 thru GND GND AGND ...

Page 4

... Absolute Maximum Ratings 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Driver Supply Voltage ( Voltage on Any Input or Output Pin Reference Voltage ( CLK, PD Voltage Range Input Current at Any Pin (Note 3) ...

Page 5

Converter Electrical Characteristics The following specifications apply for V cycle. Boldface limits apply for T A Symbol Parameter V High Level Output Voltage OH V Low Level Output Voltage OL DYNAMIC PERFORMANCE ENOB Effective Number of Bits SINAD Signal-to-Noise & ...

Page 6

Converter Electrical Characteristics The following specifications apply for V cycle. Boldface limits apply for T A Symbol Parameter DYNAMIC PERFORMANCE t Aperture Jitter AJ Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating ...

Page 7

Specification Definitions APERTURE (SAMPLING) DELAY is that time required after the rise of the clock input for the sampling switch to open. The Sample/Hold circuit effectively stops capturing the input signal and goes into the “hold” mode t AD high. ...

Page 8

Timing Diagram Typical Performance Characteristics wise stated INL INL vs Supply Voltage, V www.national.com FIGURE 1. ADC08L060 Timing Diagram 3V CLK 20041753 A 20041713 8 20041710 = 60 MHz MHz, ...

Page 9

Typical Performance Characteristics stated (Continued) INL vs Clock Duty Cycle DNL vs Temperature DNL vs Sample Rate 3V MHz CLK 20041715 DNL vs Supply Voltage, V 20041717 DNL vs Clock ...

Page 10

Typical Performance Characteristics stated (Continued) SNR, SINAD and SFDR vs Temperature SNR, SINAD and SFDR vs Sample Rate SNR, SINAD and SFDR vs Clock Duty Cycle www.national.com 3V MHz CLK ...

Page 11

Typical Performance Characteristics stated (Continued) Distortion vs Supply Voltage, V Distortion vs Input Frequency Power Consumption (Active) vs Sample Rate (f = d.c 3V MHz CLK Distortion vs Sample ...

Page 12

Typical Performance Characteristics stated (Continued) Power Consumption (Active) vs Sample Rate ( MHz) IN Spectral Response @ @ Spectral Response www.national.com 3V 20041739 MHz IN 20041755 f = ...

Page 13

Functional Description The ADC08L060 uses a unique architecture that achieves over 7 effective bits at input frequencies up to and beyond Nyquist. The analog input signal that is within the voltage range set by V and V is digitized to ...

Page 14

Applications Information The V pin is the center of the reference ladder and should RM be bypassed to a quiet point in the analog ground plane with a 0.1 µF capacitor. DO NOT allow this pin to float. FIGURE 3. ...

Page 15

Applications Information FIGURE 4. The input amplifier should incorporate some gain for best performance (see text). 3.0 POWER SUPPLY CONSIDERATIONS A/D converters draw sufficient transient current to corrupt their own power supplies if not adequately bypassed µF tantalum ...

Page 16

Applications Information 4.2.2 Clock Line Termination The CLOCK line should be series terminated at the clock source in the characteristic impedance of that line. If the clock line is longer than where t is the clock rise time and t ...

Page 17

Applications Information (rms) of jitter. For best ac performance, isolating the ADC clock from any digital circuitry should be done with adequate buffers, as with a clock tree. See Figure good practice to keep the ADC clock ...

Page 18

... Physical Dimensions unless otherwise noted NOTES: UNLESS OTHERWISE SPECIFIED REFERENCE JECED REGISTRATION mo-153, VARIATION AD, DATED 7/93. www.national.com inches (millimeters) 24-Lead Package TC Order Number ADC08L060CIMT NS Package Number MTC24 18 ...

Page 19

... NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant ...

Related keywords