S-24CS08A Seiko Instruments, S-24CS08A Datasheet - Page 16

no-image

S-24CS08A

Manufacturer Part Number
S-24CS08A
Description
(S-24CS0xA) 2-Wire CMOS Serial EPROM
Manufacturer
Seiko Instruments
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S-24CS08A
Manufacturer:
N/A
Quantity:
20 000
Part Number:
S-24CS08AFJ
Manufacturer:
SEKIO
Quantity:
20 000
Part Number:
S-24CS08AFJ-TB
Manufacturer:
SEIKO
Quantity:
1 601
Part Number:
S-24CS08AFJ-TB
Manufacturer:
SEK
Quantity:
1 500
Part Number:
S-24CS08AFJ-TB-1G
Manufacturer:
SHARP
Quantity:
1 831
Part Number:
S-24CS08AFJ-TB-1G
Manufacturer:
SII/精工
Quantity:
20 000
Part Number:
S-24CS08AFJ-TB-1GE
Manufacturer:
SEIKO
Quantity:
9 041
Part Number:
S-24CS08AFJ-TB-1GE
Manufacturer:
SEIKO
Quantity:
20 000
Company:
Part Number:
S-24CS08AFJ-TB-1GE
Quantity:
202
Part Number:
S-24CS08AFJ-TBK-1G
Manufacturer:
SII/精工
Quantity:
20 000
www.DataSheet4U.com
16
2-WIRE CMOS SERIAL E
S-24CS01A/02A/04A/08A
7. Read
7.1 Current Address Read
Either in writing or in reading the E
incremented by one. The memory address is maintained as long as the power voltage is higher than the
current address hold voltage V
The master device can read the data at the memory address of the current address pointer without
assigning the word address as a result, when it recognizes the position of the address pointer in the
E
In the following the address counter in the E
When the E
following a start condition, it responds with an acknowledge. However, the page address (P0) in S-
24CS04A and the page address (P1 and P0) in S-24CS08A become invalid and the memory address of
the current address pointer becoms valid.
Next an 8-bit data at the address "n" is sent from the E
counter is incremented at the falling edge of the SCL clock for the 8th bit data, and the content of the
address counter becomes n+1.
The master device has to not acknowledge the 8-bit data and terminates the reading with a stop condition.
Attention should be paid to the following point on the recognition of the address pointer in the E
In the read operation the memory address counter in the E
falling edge of the SCL clock for the 8th bit of the output data. In the write operation, on the other hand, the
upper bits of the memory address (the upper bits of the word address and page address)
unchanged and are not incremented at the falling edge of the SCL clock for the 8th bit of the received
data.
*1. S-24CS01A/02A is the upper 5 bits of the word address.
2
PROM. This is called "Current Address Read".
S-24CS04A is the upper 4 bits of the word address and the page address P0.
S-24CS08A is the upper 4 bits of the word address and the page address P1 and P0.
2
PROM receives a 7-bit device address and a 1-bit read / write instruction code set to “1”
SDA LINE
Remark1. A1 is P1 in S-24CS08A.
2
PROM
2. A0 is P0 in S-24CS04A/08A.
S
T
A
R
T
AH
.
M
S
B
1 0 1 0
Figure 14 Current Address Read
ADDRESS
DEVICE
2
Seiko Instruments Inc.
PROM holds the last accessed memory address, internally
A2 A1 A0
2
PROM is assumed to be “n”.
L
S
B
W
R
R
E
A
D
1
/
2
A
C
K
PROM synchronous to the SCL clock. The address
D7 D6 D5 D4 D3 D2 D1 D0
2
PROM is automatically incremented at every
NO ACK from
Master Device
DATA
ADR INC
S
T
O
P
Rev.2.0
2
PROM.
*1
are left
_10

Related parts for S-24CS08A