80C154 TEMIC Semiconductors, 80C154 Datasheet - Page 10

no-image

80C154

Manufacturer Part Number
80C154
Description
CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller
Manufacturer
TEMIC Semiconductors
Datasheet
80C154/83C154
32 Bit Mode
T32 = 1 starts the timer/counter and T32 = 0 stops it.
It should be noted that as soon as T32 = 0. TIMERs 0 and
1 assume the configuration specified by register TMOD.
Moreover, if TR0 = 1 or if TR1 = 1, the content of the
32 Bit Timer
10
(MSB)
Figure 10.32 Bit Timer/counter.
Figure 11. 32 Bit Timer Configuration.
T32 = 1 enables access to this mode. As shown in
figure 11, this 32 bit mode consists in cascading
TIMER 0 for the LSBs and TIMER 1 for the MSBs
Figure 12 illustrates the 32 bit TIMER mode.
In this mode, T32 = 1 and C/T0 = 0, the 32 bit timer
is incremented on each S3P1 state of each machine
cycle. An overflow of TIMER 0 (TF0 has not been set
to 1) increments TIMER 1 and the overflow of the
32 bit TIMER is signalled by setting TF1 (S5P1) to 1.
WDT
Symbol
WDT
T32
T32
Position
IOCON.6
IOCON.7
SERR
If T32 = 1 and if C/T0 = 0, T1 and T0 are programmed as a 32 bit TIMER.
If T32 = 1 and if C/T0 = 1, T1 and T0 are programmed as a 32 bit COUNTER.
If WDT = 1 and according to the mode selected by TMOD, an 8 bit or 32 bit
WATCHDOG is configured from TIMERS 0 and 1.
IZC
www.DataSheet4U.com
TIMERs evolves. Consequently, in 32 bit mode, if the
TIMER/COUNTER muste be stopped (T32 = 0), TR0
and TR1 must be set to 0.
P3HZ
The following formula should be used to calculate the
required frequency :
Name and Significance
P2HZ
P1HZ
Rev.F (14 Jan. 97)
MATRA MHS
ALF
(LSB)

Related parts for 80C154