20T202DA5JB Pacer Components, 20T202DA5JB Datasheet
20T202DA5JB
Related parts for 20T202DA5JB
20T202DA5JB Summary of contents
Page 1
... Change of Initialization and Data Set Example * Change of Document Formation Issued by Checked by Approved by 20T202DA5JB (Rev. 2.0) Revision Descriptions -. VFD Glass: Tip type Tip-less type -. DC/DC Converter: using Transformer Page - Model No.: 20T202DA5JB Trans-less type SSVD) in Section-1 (SCOPE) Tip-type Exhaust Tube Customer’s Approval Rev. 2.0 Remark - Page - 7 Page - 2 Page - 3 ...
Page 2
... Display ON/OFF. ..................................................................................... 6.2.5 Cursor/Display Shift. .......................................................................................................................................... 6.2.6 Function Set. ........................................................................................................................................................ 6.2.7 Set CG-RAM Address. ....................................................................................................................................... 6.2.8 Set DD-RAM Address. 6.2.9 Write Data DD-RAM. 6.3 Example of Initialization after Power ON * Appedix-1. Character Code Table (CG-RAM & CG-ROM)...................................................................................... Page - 16 20T202DA5JB (Rev. 2.0) ................................................................................... ........................................................................................ ........................................................................................ ......................................................................................................................... ........................................................................................................................ .............................................................................................................. ...................................................................................... ................................................................................. ..................................................................................................................................... ........................................................................................................................ ............................................... ...
Page 3
... VFD Module with 2-Wired Interface 1. SCOPE * This specification applies to VFD module (Model No.: 20T202DA5JB) manufactured by Samsung SSVD. 2. FEATURES * Interface: 2-Wired Signal Serial (SIPO register is being used to match M68 type MPU). * High Quality, Attractive and Readable Display: 5*7 Dot Matrix Type Vacuum Fluorescent Display. ...
Page 4
... Input Current Luminance * Note-1) The supply current (I The surge current can be approx. 3 times the specified supply current at power on. However, the exact peak surge current amplitude and duration are dependent on the characteristics of the host power supply. 20T202DA5JB (Rev. 2.0) Symbol ...
Page 5
... Command data transfer protocol Dummy RST E The “ADD” bit must be set to “H” level after sending data bits without CLK triggering. 4.7.3 Synchronous Data Input Timing CLK SDA Fig.-2 Synchronous Serial Data Input Timing 20T202DA5JB (Rev. 2.0) Dummy Data ADD t (ADD) W 500ns/Min ...
Page 6
... VFD Module with 2-Wired Interface 4.8 System Block Diagram SDA #3 CLK #2 8-Bits Register GND #4 4.9 Connector Pin Assignment * Connector (Male): 5045-04A (by Molex) or equivalent Mate Socket (Female): 5051-04 (by Molex) or equivalent 20T202DA5JB (Rev. 2.0) 4 D4~D7 DB4~DB7 Controller RST /RST V SS DC/DC Converter Fig.-3 System Block Diagram Pin No. ...
Page 7
... VFD Module with 2-Wired Interface 4.10 Outer Dimensions 4.11 Pattern Details 20T202DA5JB (Rev. 2.0) Fig.-4 Drawings for Outer Dimensions Fig.-5 Pattern Details Page - Unit: mm Tolerance unless otherwise specified: * Mounting Hole Size: +/- 0.3 * Length: Range < 10: +/- 0.5 Range > 10: +/- 1.0 ...
Page 8
... RAM (lower 5 bits only). Character codes from 00H to 07H (or 08H to 0FH) are assigned to the user-definable characters (refer to Appendix-1 for Character Font Tables). The table on next page shows the relationship between the character codes, CG-RAM addresses, and CG-RAM data for each user-definable character. 20T202DA5JB (Rev. 2.0) Operation 2nd Column 3rd Column … ...
Page 9
... CG-RAM character patterns are selected when character code bits are all 0. However, since character code bit 3 has no effect, the “A” display example above can be selected by either character code 00H or 08H. 6) ” 1” for CG-RAM data corresponds to display selection and ” 0” to non-selection. 20T202DA5JB (Rev. 2.0) CG-RAM Address CG-RAM Data Hex ...
Page 10
... When the user want to RESET the module without turning off the power supply, input both "RST" and "Add" bit high level while giving low level to the others. Please refer to "Fig.-3 CLK and Reset Command Write-in Detail" for particular information about software reset. The reset function will be the same as the power-on reset. 20T202DA5JB (Rev. 2. ...
Page 11
... Data RAM * Display Shift Enabled * CG-RAM: Character * Cursor Shift Enabled Generator RAM * ACG: CG-RAM * S Display Shift Address * S Cursor Move * ADD: DD-RAM Address * R Shift to the Right * ACC: Address Counter * R Shift to the Left 20T202DA5JB (Rev. 2.0) Instruction Code ...
Page 12
... Cursor moves one character to the left 1 0 Cursor moves one character to the right Display shifts one character to the right 0 1 without cursor Display shifts one character to the left 1 1 without cursor 20T202DA5JB (Rev. 2. ...
Page 13
... Select 2 line display (Using anode output A1 to A80 Select 1 line display (Using anode output A1 to A40. A41 to A80 fixed Low level). BR1, BR0 flag controls the brightness of VFD by modulating pulse width of Anode output as follows. * BR0, BR1 = (0, 0): Brightness = 100%, (0, 1): Brightness = 75%, (1, 0): Brightness = 50%, 20T202DA5JB (Rev. 2. ...
Page 14
... CG-RAM or DD-RAM address setting. After a write, the address is automatically increased or decreased by 1 according to the entry mode. The entry mode also determines the display shift. When data is written to the CG-RAM (UDF character data), the D7, D6 and D5 bits are not displayed as characters. 20T202DA5JB (Rev. 2. ...
Page 15
... Note) “Dn” is the binary data to be written-in. Power ON Function Set Display ON/OFF 20T202DA5JB (Rev. 2.0) Wait for 100 us after Power ON Function set: - Data length: 8 bits Display line No.: 2 lines - Brightness: 100 ...
Page 16
... CG-RAM . (# CG-RAM . . (# CG-RAM . . (# 20T202DA5JB (Rev. 2. ...