MC54HCT244A Motorola, MC54HCT244A Datasheet

no-image

MC54HCT244A

Manufacturer Part Number
MC54HCT244A
Description
Octal 3-State Noninverting Buffer/Line Driver/Line Receiver
Manufacturer
Motorola
Datasheet
www.DataSheet4U.com
Octal 3-State Noninverting
Buffer/Line Driver/
Line Receiver with
LSTTL-Compatible Inputs
High–Performance Silicon–Gate CMOS
may be used as a level converter for interfacing TTL or NMOS outputs to
High–Speed CMOS inputs. The HCT244A is an octal noninverting buffer
line driver line receiver designed to be used with 3–state memory address
drivers, clock drivers, and other bus–oriented systems. The device has
non–inverted outputs and two active–low output enables.
HCT241.
2/97
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Motorola, Inc. 1997
The MC54/74HCT244A is identical in pinout to the LS244. This device
The HCT244A is the noninverting version of the HCT240. See also
Output Drive Capability: 15 LSTTL Loads
TTL NMOS–Compatible Input Levels
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 4.5 to 5.5 V
Low Input Current: 1 A
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 112 FETs or 28 Equivalent Gates
DATA INPUTS
ENABLES
OUTPUT
ENABLE A
ENABLE B
A1
A2
A3
A4
B1
B2
B3
B4
2
4
6
8
11
13
15
17
1
19
LOGIC DIAGRAM
1
PIN 20 = V CC
PIN 10 = GND
18
16
14
12
9
7
5
3
YA1
YA2
YA3
YA4
YB1
YB2
YB3
YB4
NONINVERTING
OUTPUTS
MC54/74HCT244A
REV 7
20
20
20
20
20
1
ENABLE A
1
MC54HCTXXXAJ
MC74HCTXXXAN
MC74HCTXXXADW
MC74HCTXXXASD
MC74HCTXXXADT
Z = high impedance
X = don’t care
1
ORDERING INFORMATION
Enable A,
Enable B
1
GND
1
YB3
YB4
YB2
YB1
A1
A2
A3
A4
FUNCTION TABLE
PIN ASSIGNMENT
H
L
L
Inputs
1
2
3
4
5
6
7
8
9
10
A, B
H
X
L
CERAMIC PACKAGE
PLASTIC PACKAGE
TSSOP PACKAGE
20
19
18
17
16
15
14
13
12
11
SSOP PACKAGE
SOIC PACKAGE
CASE 751D–04
CASE 940C–03
CASE 948E–02
CASE 732–03
CASE 738–03
Outputs
DW SUFFIX
SD SUFFIX
YA, YB
DT SUFFIX
N SUFFIX
Ceramic
Plastic
SOIC
SSOP
TSSOP
J SUFFIX
V CC
ENABLE B
YA1
B4
YA2
B3
YA3
B2
YA4
B1
H
Z
L

Related parts for MC54HCT244A

MC54HCT244A Summary of contents

Page 1

... Chip Complexity: 112 FETs or 28 Equivalent Gates LOGIC DIAGRAM DATA INPUTS ENABLE A OUTPUT 19 ENABLES ENABLE B 2/97 Motorola, Inc. 1997 MC54/74HCT244A YA1 16 YA2 14 YA3 12 YA4 NONINVERTING OUTPUTS 9 YB1 7 YB2 5 YB3 3 YB4 PIN PIN 10 = GND 1 REV 7 ...

Page 2

... SOIC Package: – 7 mW/ C from 65 SSOP or TSSOP Package: – 6.1 mW/ For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D). RECOMMENDED OPERATING CONDITIONS Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 3

... NOTES: 1. Information on typical parametric values along with frequency or heavy load considerations can be found in Chapter 2 of the Motorola High– Speed CMOS Data Book (DL129/D). 2. Total Supply Current = ...

Page 4

... TEST POINT OUTPUT DEVICE UNDER TEST * Includes all probe and jig capacitance Figure 3. DATA INPUT ENABLE A OR ENABLE B MOTOROLA TEST CIRCUITS TEST POINT OUTPUT DEVICE UNDER TEST * Includes all probe and jig capacitance LOGIC DETAIL TO THREE OTHER INVERTERS ...

Page 5

... TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. MILLIMETERS INCHES DIM MIN MAX MIN MAX A 12.65 12.95 0.499 0.510 B 7.40 7.60 0.292 0.299 C 2.35 2.65 0.093 0.104 D 0.35 0.49 0.014 0.019 F 0.50 0.90 0.020 0.035 G 1.27 BSC 0.050 BSC J 0.25 0.32 0.010 0.012 K 0.10 0.25 0.004 0.009 10.05 10.55 0.395 0.415 R 0.25 0.75 0.010 0.029 MOTOROLA ...

Page 6

... L PIN 1 IDENT 1 0.15 (0.006 –V– 0.100 (0.004) –T– SEATING PLANE MOTOROLA OUTLINE DIMENSIONS SD SUFFIX PLASTIC SSOP PACKAGE CASE 940C–03 ISSUE B 0.25 (0.010 DETAIL E K –U– Ç Ç Ç ...

Page 7

... Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “ ...

Related keywords