LM3S328-IRN20-A0T Luminary Micro, Inc., LM3S328-IRN20-A0T Datasheet - Page 160

no-image

LM3S328-IRN20-A0T

Manufacturer Part Number
LM3S328-IRN20-A0T
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
General-Purpose Timers
9.4
Table 9-2. GPTM Register Map
160
Offset
0x00C
0x01C
0x02C
0x03C
0x000
0x004
0x008
0x018
0x020
0x024
0x028
0x030
0x034
0x038
0x040
0x044
Name
GPTMCFG
GPTMTAMR
GPTMTBMR
GPTMCTL
GPTMIMR
GPTMRIS
GPTMMIS
GPTMICR
GPTMTAILR
GPTMTBILR
GPTMTAMATCHR
GPTMTBMATCHR
GPTMTAPR
GPTMTBPR
GPTMTAPMR
GPTMTBPMR
7.
8.
In PWM Timing mode, the timer continues running after the PWM signal has been generated. The
PWM period can be adjusted at any time by writing the GPTMTnILR register, and the change
takes effect at the next cycle after the write.
Register Map
Table 9-1 lists the GPTM registers. The offset listed is a hexadecimal increment to the register’s
address, relative to that timer’s base address:
If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR)
register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
Set the TnEN bit in the GPTM Control (GPTMCTL) register to enable the timer and begin
generation of the output PWM signal.
Timer0: 0x40030000
Timer1: 0x40031000
Timer2: 0x40032000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x00000000
0x0000FFFF
0x0000FFFF
0x00000000
0x00000000
0x00000000
0x00000000
0x0000FFFF
0x0000FFFF
0xFFFFFFFF
0xFFFFFFFF
Reset
a
a
Preliminary
Type
W1C
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
Description
Configuration
TimerA mode
TimerB mode
Control
Interrupt mask
Masked interrupt status
Interrupt clear
TimerA interval load
TimerB interval load
TimerA match
TimerB match
TimerA prescale
TimerB prescale
TimerA prescale match
TimerB prescale match
Interrupt status
April 27, 2007
page
See
162
163
164
165
167
169
170
171
172
173
174
175
176
177
178
179

Related parts for LM3S328-IRN20-A0T