LM3S328-IRN20-A0T Luminary Micro, Inc., LM3S328-IRN20-A0T Datasheet - Page 86

no-image

LM3S328-IRN20-A0T

Manufacturer Part Number
LM3S328-IRN20-A0T
Description
Microcontroller
Manufacturer
Luminary Micro, Inc.
Datasheet
System Control
86
Reset
Reset
Type
Type
Bit/Field
31:16
15:14
13:5
XTAL to PLL Translation (PLLCFG)
Offset 0x064
4:0
RO
RO
31
15
0
-
OD
Register 18: XTAL to PLL Translation (PLLCFG), offset 0x064
This register provides a means of translating external crystal frequencies into the appropriate PLL
settings. This register is initialized during the reset sequence and updated anytime that the XTAL
field changes in the Run-Mode Clock Configuration (RCC) register (see page 82).
RO
RO
30
14
0
-
reserved
Name
OD
R
F
RO
RO
29
13
0
-
RO
RO
28
12
0
-
Type
RO
RO
27
11
RO
RO
RO
RO
0
-
RO
RO
26
10
0
-
Reset
RO
RO
25
F
0
9
-
0
-
-
-
Preliminary
RO
RO
24
0
8
-
reserved
This field specifies the value supplied to the PLL’s F input.
Description
Reserved bits return an indeterminate value, and should
never be changed.
This field specifies the value supplied to the PLL’s OD input.
This field specifies the value supplied to the PLL’s R input.
RO
RO
23
0
7
-
RO
RO
22
0
6
-
RO
RO
21
0
5
-
RO
RO
20
0
4
-
RO
RO
19
0
3
-
RO
RO
18
0
2
-
R
April 27, 2007
RO
RO
17
0
1
-
RO
RO
16
0
0
-

Related parts for LM3S328-IRN20-A0T