CY2XP31 Cypress Semiconductor, CY2XP31 Datasheet

no-image

CY2XP31

Manufacturer Part Number
CY2XP31
Description
312.5 MHz LVPECL Clock Generator
Manufacturer
Cypress Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY2XP311ZXC
Manufacturer:
Cypress Semiconductor Corp
Quantity:
135
Part Number:
CY2XP311ZXI
Manufacturer:
Cypress
Quantity:
197
Part Number:
CY2XP31ZXC
Manufacturer:
ADI
Quantity:
14
Part Number:
CY2XP31ZXI
Manufacturer:
CY
Quantity:
259
www.DataSheet4U.net
Features
Pinouts
Table 1. Pin Definition – 8-Pin TSSOP
Cypress Semiconductor Corporation
Document #: 001-06385 Rev. *H
Pin Number
1, 8
2
3, 4
5
6,7
Logic Block Diagram
One LVPECL output pair
Output frequency: 312.5 MHz
External crystal frequency: 25 MHz
Low RMS phase jitter at 312.5 MHz, using 25 MHz crystal
(1.875 MHz to 20 MHz): 0.3 ps (typical)
Pb-free 8-Pin TSSOP package
Supply voltage: 3.3 V or 2.5 V
Commercial and industrial temperature ranges
External
Crystal
VDD
VSS
XOUT, XIN
OE
CLK#, CLK
Pin Name
OE
XOUT
XIN
Power
Power
XTAL Output and Input
CMOS Input
LVPECL Output
OSCILLATOR
CRYSTAL
XOUT
I/O Type
VDD
VSS
XIN
Figure 1. Pin Diagram – 8-Pin TSSOP
198 Champion Court
1
2
3
4
DETECTOR
312.5 MHz LVPECL Clock Generator
PHASE
3.3 V or 2.5 V power supply. All supply current flows through pin 1
Ground
Parallel resonant crystal interface
Output enable. When HIGH, the output is enabled. When LOW, the
output is high impedance
Differential clock output
Functional Description
The CY2XP31 is a PLL (Phase Locked Loop) based high
performance clock generator. It is optimized to generate 10 Gb
Ethernet, SONET, and other high performance clock
frequencies. It also produces an output frequency that is 12.5
times the crystal frequency. It uses Cypress’s low noise VCO
technology to achieve less than 1 ps typical RMS phase jitter,
which meets both 10 Gb Ethernet and SONET jitter
requirements. The CY2XP31 has a crystal oscillator interface
input and one LVPECL output pair.
/25
8
7
6
5
VCO
San Jose
VDD
CLK
CLK#
OE
,
Description
CA 95134-1709
/2
Revised April 7, 2011
CY2XP31
CLK
CLK#
408-943-2600
[+] Feedback

Related parts for CY2XP31

CY2XP31 Summary of contents

Page 1

... Document #: 001-06385 Rev. *H 312.5 MHz LVPECL Clock Generator Functional Description The CY2XP31 is a PLL (Phase Locked Loop) based high performance clock generator optimized to generate 10 Gb Ethernet, SONET, and other high performance clock frequencies. It also produces an output frequency that is 12.5 times the crystal frequency. It uses Cypress’s low noise VCO ...

Page 2

... The internal layers are 100% copper planes, while the top and bottom layers have 50% metalization. No vias are included in the model. Document #: 001-06385 Rev. *H PLL Multiplier Value 12.5 Conditions Relative Non operating JEDEC STD 22-A114-B At 1/8 in. 0 m/s airflow 1 m/s airflow 2.5 m/s airflow Description CY2XP31 Output Frequency (MHz) 312.5 Min Max Unit –0.5 4.4 V –0 0 ° ...

Page 3

... Time from falling edge stopped outputs (Asynchronous) Time from rising edge outputs at a valid frequency (Asynchronous) Time for CLK to reach valid frequency measured from the time (min [4] Description CY2XP31 Min Typ Max Unit – – 125 mA – – 120 mA – ...

Page 4

... Figure 3. 2.5 V Output Load AC Test Circuit 50Ω V CLK DD LVPECL Z = 50Ω CLK -0.5V +/- 0.125V Figure 4. Output DC Parameters Figure 5. Output Rise and Fall Time CLK# 80% 80% 20% CLK CY2XP31 SCOPE 50Ω 50Ω SCOPE 50Ω 50Ω )/2 OCM 20% Page [+] Feedback ...

Page 5

... Figure 6. RMS Phase Jitter Phase noise Phase noise mask Offset Frequency f2 f1 Area Under the Masked Phase Noise Plot RMS Jitter = Figure 7. Output Duty Cycle PERIOD Figure 8. Output Enable Timing OHZ OE High Impedance CY2XP31 PERIOD Page [+] Feedback ...

Page 6

... F Termination for LVPECL Output The CY2XP31 implements its LVPECL driver with a current steering design. For proper operation, it requires a 50 ohm dc termination on each of the two output signals. For 3.3 V operation, this data sheet specifies output levels for termination to V –2.0 V. This same termination voltage can also be used ...

Page 7

... TSSOP – Tape and Reel T = Tape and Reel Temperature Range : C = Commercial Industrial Pb-free Package Type Part Identifier Family Company ID Cypress CY2XP31 Product Flow Commercial, 0 ° ° C Commercial, 0 ° ° C Industrial, -40 ° ° C Industrial, -40 ° ° C 51-85093 *C Page ...

Page 8

... Document Conventions Units of Measure Table 3. Symbol Unit of Measure °C degrees Celsius kHz kilohertz k Ω kilohms MHz megahertz M Ω megaohms µA microamperes µs microseconds µV microvolts µVrms microvolts root-mean-square mA milliamperes mm millimeters ms milliseconds mV millivolts nA nanoamperes ns nanoseconds nV nanovolts Ω ohms CY2XP31 Page [+] Feedback ...

Page 9

... Document History Page Document Title: CY2XP31 312.5 MHz LVPECL Clock Generator Document Number: 001-06385 Orig. of Revision ECN Change ** 422680 RGL *A 506198 RGL *B 1337067 JWK / KVM /ARI *C 2669117 KVM/ AESA *D 2700242 KVM/PYRS *E 2718433 WWZ/HMT *F 2767308 KVM *G 2896121 KVM *H 3219081 BASH Document #: 001-06385 Rev. *H ...

Page 10

... Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement. Document #: 001-06385 Rev. *H All products and company names mentioned in this document may be the trademarks of their respective holders. cypress.com/go/plc Revised April 7, 2011 CY2XP31 PSoC Solutions psoc.cypress.com/solutions PSoC 1 | PSoC 3 ...

Related keywords