SSD1325 Solomon Systech, SSD1325 Datasheet - Page 26

no-image

SSD1325

Manufacturer Part Number
SSD1325
Description
OLED/PLED Driver
Manufacturer
Solomon Systech
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SSD1325
Manufacturer:
SOLOMON
Quantity:
20 000
Part Number:
SSD1325T6R1
Manufacturer:
SOLOMON
Quantity:
20 000
Set Phase Length
This is a double byte command. The lower nibble of the second byte selects phase 1 period (no pre-
charge and current drive) from 1 to 16 DCLKs. POR is A[3:0]=3d. The higher nibble of the second byte is
used to select phase 2 period (pre-charge) from 1 to 16 DCLKs. POR is A[7:4]=5d.
www.datasheet4u.com
Set Row Period
This command is used to set the row period. It is defined by multiplying the internal display clock period
by the number of internal display clocks per row (Value from 2-158d). POR is 37d. The larger the value,
the more precise of each gray scale level can be tuned. See “Gray Scale Table” command for details.
Also, It is used to define the frame frequency with the use of “Display Clock Divide Ratio” command
together.
Row period equals to the sum of phase 1, 2 periods and the pulse width of GS15. See equation in
command table on page 12.
Set Display Clock Divide Ratio
This command is used to set the frequency of the internal display clocks, DCLKs. It is defined by dividing
the oscillator frequency by the divide ratio (Value from 1 to 16). POR is 2. Frame frequency is determined
by divide ratio, number of display clocks per row, MUX ratio and oscillator frequency. See equation on
page 12.
Set Oscillator Frequency
This is a double byte command. The lower nibble of the second byte is used to select the oscillator
frequency. Default value is shown in Table 12.
Set Gray Scale Table
This command is used to set the gray scale table for the display. Except GS0, which has no pre-charge
and current drive, each GS level is programmed by a set of offset values. As shown in Table 8, GS1 is
defined with pulse width equals to the first offset value, L1, select from 0-7 internal display clocks. GS2 is
defined with pulse width equals to GS1 plus the next offset value, L2, select from1-8 internal display
clocks. Similarly, the next GS level is defined with pulse width equals to its lower one GS level plus the
next offset value, select from 1-8 internal display clocks. In normal operation, GS15 should take the full
current drive period as its pulse width. Therefore, the row period should be set as the sum of phase 1
period, phase 2 period, and the pulse width of GS15 with the use of “Row period” command.
NOP
No Operation Command.
Status register Read
This command is issued by setting D/C# low during a data read (refer to Figure 9 and
Figure 10 parallel interface waveform). It allows the MCU to monitor the internal status of the chip.
Solomon Systech
Aug 2005
P 26/53 Rev 1.2
SSD1325

Related parts for SSD1325