ST62T42B ST Microelectronics, ST62T42B Datasheet - Page 36
![no-image](/images/no-image-200.jpg)
ST62T42B
Manufacturer Part Number
ST62T42B
Description
8-BIT OTP/EPROM MCU WITH LCD DRIVER / EEPROM AND A/D CONVERTER
Manufacturer
ST Microelectronics
Datasheet
1.ST62T42B.pdf
(68 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ST62T42B/E42B
I/O PORTS (Cont’d)
5.0.1 LCD alternate functions (combiports)
PC0 to PC7 can also be individually defined as 8
LCD segment output by setting DDRC, ORC and
DRC registers as shown in Table 15.
On the contrary with other I/O lines, the reset state
is the LCD output mode. These 8 segment lines are
recognised as S33..S40 by the embedded LCD
controller drive.
Table 15. PC0-PC7 Combiport Option Selection
Note: X = Don’t care
Figure 19. Peripheral Interface Configuration of SPI
36/68
36
DDR
0
0
0
0
1
1
PB7/Sout
PB6/Sin
PB5/Scl
OR
0
0
1
1
0
1
DR
0
1
0
1
X
X
Output
Output
Mode
Input
Input
Input
Input
PID
DR
DR
With pull-up, no interrupt
No pull-up, no interrupt
With pull-up and with interrupt
LCD segment (Reset state)
Open-drain output
Push-pull output
PP/OD
MUX
1
0
5.0.2 SPI alternate functions
PB6/Sin and PB5/Scl pins must be configured as
input through the DDR and OR registers to be
used data in and data clock (Slave mode) for the
SPI. All input modes are available and I/O’s can be
read independantly of the SPI at any time.
PB7/Sout must be configured in open drain output
mode to be used as data out for the SPI. In output
mode, the value present on the pin is the port data
register content only if PB7 is defined as push pull
output, while serial transmission is possible only in
open drain mode.
PID
OPR
PID
DR
SYNCHRONOUS
OUT
IN
CLOCK
SERIAL I/O
Optio n
VR01661F