SC16IS762 Philips Semiconductors, SC16IS762 Datasheet - Page 45

no-image

SC16IS762

Manufacturer Part Number
SC16IS762
Description
(SC16IS752 / SC16IS762) Dual UART
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16IS762IBS
Manufacturer:
NXP
Quantity:
717
Part Number:
SC16IS762IBS
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SC16IS762IBS
Quantity:
2 160
Part Number:
SC16IS762IBSЈ¬151
Manufacturer:
NXP
Quantity:
545
Part Number:
SC16IS762IPW
Manufacturer:
NXP
Quantity:
8 024
Part Number:
SC16IS762IPW128
Manufacturer:
NXP Semiconductors
Quantity:
1 925
Part Number:
SC16IS762IPWSC16IS760IPW
0
NXP Semiconductors
14. Dynamic characteristics
Table 37.
All the timing limits are valid within the operating supply voltage, ambient temperature range and output load;
V
voltage of V
[1]
[2]
[3]
SC16IS752_SC16IS762_6
Product data sheet
Symbol
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SCL
BUF
HD;STA
SU;STA
SU;STO
HD;DAT
VD;ACK
VD;DAT
SU;DAT
LOW
HIGH
f
r
SP
d1
d2
d3
d4
d5
d6
d7
d8
d15
DD
= 2.5 V
A detailed description of the I
may be ordered using the code 9398 393 40011 .
Minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if SDA is held LOW for a
minimum of 25 ms.
2 XTAL1 clock cycles or 3 s, whichever is less.
SS
I
2
C-bus timing specifications
0.2 V, T
Parameter
SCL clock frequency
bus free time between a STOP and START
condition
hold time (repeated) START condition
set-up time for a repeated START condition
set-up time for STOP condition
data hold time
data valid acknowledge time
data valid time
data set-up time
LOW period of the SCL clock
HIGH period of the SCL clock
fall time of both SDA and SCL signals
rise time of both SDA and SCL signals
pulse width of spikes that must be
suppressed by the input filter
I
I
I
I2C input pin interrupt valid time
I2C input pin interrupt clear time
I
I
I
SCL delay after reset
to V
2
2
2
2
2
2
C-bus GPIO output valid time
C-bus modem input interrupt valid time
C-bus modem input interrupt clear time
C-bus receive interrupt valid time
C-bus receive interrupt clear time
C-bus transmit interrupt clear time
DD
. All output load = 25 pF, except SDA output load = 400 pF.
amb
= 40 C to +85 C; or V
2
C-bus specification, with applications, is given in brochure “The I
[1]
Rev. 06 — 19 December 2006
DD
Dual UART with I
= 3.3 V
Conditions
SCL LOW to
data out valid
0.3 V, T
amb
2
SC16IS752/SC16IS762
C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
= 40 C to +95 C; V
[2]
[3]
Standard-mode
Min
250
4.7
4.0
4.7
4.7
4.7
4.0
0.5
0.2
0.2
0.2
0.2
0.2
0.2
1.0
0
0
3
-
-
-
-
-
I
2
C-bus
2
C-bus and how to use it” . This brochure
1000
Max
100
300
0.6
0.6
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
IL
and V
Min
150
1.3
0.6
0.6
0.6
1.3
0.6
0.5
0.2
0.2
0.2
0.2
0.2
0.2
0.5
Fast-mode
0
0
3
-
-
-
-
-
© NXP B.V. 2006. All rights reserved.
I
IH
2
C-bus
refer to input
Max
400
300
300
0.6
0.6
50
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
45 of 59
Unit
kHz
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s

Related parts for SC16IS762