upd720110a Renesas Electronics Corporation., upd720110a Datasheet
upd720110a
Available stocks
Related parts for upd720110a
upd720110a Summary of contents
Page 1
The PD720110A is an USB 2.0 hub device that comply with the Universal Serial Bus (USB) Specification Revision 2.0 and work up to 480 Mbps. USB 2.0 compliant transceivers are integrated for upstream and all downstream ports. µ The ...
Page 2
ORDERING INFORMATION Part Number µ 100-pin plastic LQFP (Fine pitch) (14 × 14) PD720110AGC-8EA µ 100-pin plastic LQFP (Fine pitch) (14 × 14) PD720110AGC-8EA-A BLOCK DIAGRAM To Host/Hub Upstream facing port downstream facing port UP_PHY CDR SERDES SIE_2H ALL_TT F_TIM ...
Page 3
APLL : Generates all clocks of Hub. ALL_TT : Translates the high-speed transactions (split transactions) for full/low-speed device to full/low-speed transactions. upstream or downstream direction. For OUT transaction, ALL_TT buffers data from upstream port and sends it out to the ...
Page 4
PIN CONFIGURATION (TOP VIEW) • 100-pin plastic LQFP (Fine pitch) (14 × 14) µ PD720110AGC-8EA µ PD720110AGC-8EA X1_CLK PLLLOCK OSL TS1 CLKSEL TS2 10 TS3 TS4 TS5 TS6 15 SYSRSTB V ...
Page 5
Pin No. Pin Name Pin No PWMODE SS 3 X1_CLK 28 NUMPORT VBUSM PORTRMV1 DD 6 PLLLOCK 31 PORTRMV2 7 OSL 32 CSB1 8 TS1 33 ...
Page 6
PIN INFORMATION Pin Name I/O Buffer Type X1_CLK I Input X2 O Output SYSRSTB tolerant Input CLK30MO O (I/O) Output CLKSEL I Input RPU A Analog DPD(4:1) B USB high speed D+ I/O DPU B USB ...
Page 7
Pin Name I/O Buffer Type PLLLOCK O (I/O) Output TS(1) I Input with 12 kΩ pull-down R TS(10:2) I Input TSO I/O I N.C. Remarks 1. “5 V tolerant“ means that the ...
Page 8
ELECTRICAL SPECIFICATIONS 2.1 Buffer List • schmitt buffer SYSRSTB, CSB(4:1) • 3.3 V oscillator block X1_CLK, X2 • 3.3 V input buffer CLKSEL, TS(10:1), SMD, PWMODE, NUMPORT, VBUSM, PORTRMV(4:1) • 3 output ...
Page 9
Terminology Terms Used in Absolute Maximum Ratings Parameter Symbol Power supply voltage V DD Input voltage V I Output voltage V O Output current I O Operating temperature T A Storage temperature T stg Terms Used in Recommended Operating ...
Page 10
Electrical Specifications Absolute Maximum Ratings Parameter Symbol Power supply voltage V DD Input voltage V I 3.3 V input voltage 5 V input voltage Output voltage V O 3.3 V output voltage 5 V output voltage Operating temperature T ...
Page 11
Figure 2-1. Power On Reset Timing DD(MIN) 0 Power supply ON DC Characteristics Parameter Off-state output leakage current Output short circuit current Low-level output current 3.3 V low-level output current 3.3 V low-level output ...
Page 12
USB Interface Block Parameter Serial Resistor between DPx (DMx) and RSDPx (RSDMx). Output pin impedance Bus pull-up resistor on upstream facing port Bus pull-up resistor on downstream facing port Termination voltage for upstream facing port pullup (full-speed) Input Levels for ...
Page 13
Figure 2-2. Differential Input Sensitivity Range for Low-/full-speed Differential Input Voltage Range -1.0 0.0 0.2 0.4 0.6 0.8 1.0 Input Voltage Range (Volts) Figure 2-3. Full-speed Buffer -3.3 V -2 Min. Max. ...
Page 14
Figure 2-5. Receiver Sensitivity for Transceiver at DP/DM Level 1 Level Figure 2-6. Receiver Measurement Fixtures USB Vbus Connector D+ Nearest D- Device Gnd 143 Ω 14 Point 3 Point 4 Point 1 Point 2 Point 5 ...
Page 15
Power Consumption Parameter Symbol Power Consumption P The power consumption under the state without suspend. All W-0 the ports does not connect to any function. Hub controller is operating at full-speed mode. Hub controller is operating at high-speed mode. P ...
Page 16
AC Characteristics (V = 3. USB Interface Block Parameter Low-speed Electrical Characteristics Rise time (10% to 90%) Fall time (90% to 10%) Differential rise and fall time matching Low-speed data rate Hub differential data delay ...
Page 17
Parameter Full-speed Electrical Characteristics (Continued) Receiver jitter (Figure 2-13): To Next Transition For Paired Transitions Source SE0 interval of EOP (Figure 2-12) Receiver SE0 interval of EOP (Figure 2-12) Width of SE0 interval during differential transition Hub differential data delay ...
Page 18
Parameter Hub Event Timings (Continued) Duration of driving resume to a downstream port (only from a controlling hub) Time from detecting downstream resume to rebroadcast Duration of driving reset to a downstream facing port (Figure 2-16) Time to detect a ...
Page 19
Parameter Hub Event Timings (Continued) Inter-packet delay for full-speed Inter-packet delay for device response with detachable cable for full-speed SetAddress() completion time Time to complete standard request with no data Time to deliver first and subsequent (except last) data for ...
Page 20
Clock & Overcurrent Response Timing Parameter CLK30MO cycle time CLK30MO high level width CLK30MO low level width Overcurrent response time from CSB low to PPB high (Figure 2-19) Figure 2-7. Transmit Waveform for Transceiver at DP/DM Level 1 Point 1 ...
Page 21
Timing Diagram Figure 2-9. Hub Differential Delay, Differential Jitter, and SOP Distortion Upstream End of 50% Point of Cable Initial Swing V SS Hub Delay Downstream Downstream Port of Hub t HDD1 Downstream Hub Delay with Cable ...
Page 22
Figure 2-10. Hub EOP Delay and EOP Skew 50% Point of Initial Swing Upstream End of Cable EOP- EOP+ Downstream Port of Hub Downstream EOP Delay with Cable Downstream Port of Hub V ...
Page 23
Figure 2-11. USB Differential Data Jitter for Full-speed t PERIOD Crossover Differential Points Data Lines Consecutive Transitions N × t PERIOD Figure 2-12. USB Differential-to-EOP Transition Skew and EOP Width for Full-speed t PERIOD Crossover Point Differential Data Lines Diff. ...
Page 24
Figure 2-14. Low-/full-speed Disconnect Detection D+/D− V (min) IHZ V IL D−/ Device Disconnected Figure 2-15. Full-/high-speed Device Connect Detection Device Connected Figure 2-16. Power-on and Connection Events Timing Hub port Attach Detected power ...
Page 25
CLKO30MO Hub power supply BUS reset Up port D+ line PPB pin output CSB pin input CSB pin operation region Power supply ON Bus power: Up port connection Self-power: Power supply ON Note The active period of the CSB pin ...
Page 26
PACKAGE DRAWING 100-PIN PLASTIC LQFP (FINE PITCH) (14x14 100 NOTE Each lead centerline is located within 0. its true position (T.P.) at maximum material condition ...
Page 27
RECOMMENDED SOLDERING CONDITIONS µ The PD720110A should be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact your NEC Electronics sales representative. For technical information, see the following website. ...
Page 28
Data Sheet S15737EJ6V0DS µ PD720110A ...
Page 29
Data Sheet S15737EJ6V0DS µ PD720110A 29 ...
Page 30
Data Sheet S15737EJ6V0DS µ PD720110A ...
Page 31
NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V malfunction. Take care ...
Page 32
USB logo is a trademark of USB Implementers Forum, Inc. • The information in this document is current as of Macrh, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC ...