ad73311 Analog Devices, Inc., ad73311 Datasheet - Page 34

no-image

ad73311

Manufacturer Part Number
ad73311
Description
Low Cost, Low Power Cmos General Purpose Analog Front End
Manufacturer
Analog Devices, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ad73311AR
Manufacturer:
AD
Quantity:
9
Part Number:
ad73311AR
Quantity:
1
Part Number:
ad73311AR
Manufacturer:
ST
0
Part Number:
ad73311AR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311AR-REEL
Manufacturer:
AD
Quantity:
4 960
Part Number:
ad73311ARS
Manufacturer:
ST
0
Part Number:
ad73311ARSZ
Quantity:
2 173
Part Number:
ad73311ARSZ
Manufacturer:
ST
0
Part Number:
ad73311ARSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARSZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARZ
Manufacturer:
AD
Quantity:
8 944
Part Number:
ad73311ARZ
Quantity:
2 304
Part Number:
ad73311ARZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ad73311ARZ-REEL
Manufacturer:
AD
Quantity:
7 014
Part Number:
ad73311LAR
Manufacturer:
AD
Quantity:
16 752
AD73311
APPENDIX E
DAC Timing Control Example
The AD73311’s DAC is loaded from the DAC register contents
just before the ADC register contents are loaded to the serial
register (SDOFS going high). This default DAC load position
can be advanced in time to occur earlier with respect to the
SDOFS going high. Figure 37 shows an example of the ADC
unload and DAC load sequence. At time t
to indicate that a new ADC word is ready. Following the SDOFS
pulse, 16 bits of ADC data are clocked out on SDO in the sub-
sequent 16 SCLK cycles finishing at time t
SPORT will have received the 16-bit word. The DSP may
FROM DAC REGISTER
DAC REGISTER
DAC LOAD
UPDATE
SDOFS
SDIFS
SCLK
SDO
SDI
SE
t
1
1
2
the SDOFS is raised
where the DSP’s
ADC WORD
t
2
process this information and generate a DAC word to be sent to
the AD73311. Time t
sending the DAC word to the AD73311. This sequence ends at
time t
in the AD73311’s serial register. However, the DAC will not be
updated from the DAC register until time t
acceptable in certain applications. In order to reduce this delay
and load the DAC at time t
programmed with a suitable setting corresponding to the
required time advance (refer to Table VIII for details of DAC
Timing Control settings).
t
3
4
where the DAC register will be updated from the 16 bits
DAC WORD
t
4
t
6
3
marks the beginning of the sequence of
6
, the DAC advance register can be
t
5
5
which may not be

Related parts for ad73311