tda7705wtr STMicroelectronics, tda7705wtr Datasheet

no-image

tda7705wtr

Manufacturer Part Number
tda7705wtr
Description
Highly Integrated Tuner For Am/fm Car Radio
Manufacturer
STMicroelectronics
Datasheet
Features
Description
The TDA7705 highly integrated tuner (HIT) is a
new generation of high performance tuners for
carradio applications.
Table 1.
July 2009
Fully integrated VCO for world tuning
High performance PLL for fast RDS system
AM/FM mixers with high image rejection
Integrated AM-LNA and AM-PINDIODE
Automatic self alignment for preselection and
image rejection
Digital IF signal processing, high performance
and drift-free
Integrated IF-filters with high selectivity, high
dynamic range and adaptive bandwidth control
RDS demodulation with group and block
synchronization
High performance stereodecoder with
noiseblanker
I
Single 5 V supply
LQFP64 package
2
C/SPI bus controlled
TDA7705WTR
TDA7705TR
Order code
TDA7705W
Device summary
TDA7705
Highly integrated tuner for AM/FM car radio
LQFP64 (10x10x1.4mm)
LQFP64 (10x10x1.4mm)
LQFP64 (14x14x1.4mm)
LQFP64 (14x14x1.4mm)
Doc ID 15938 Rev 5
Package
It contains mixers and IF amplifiers for AM and
FM, fully integrated VCO and PLL synthesizer,
IF-processing including adaptive bandwidth
control, stereo decoder and RDS decoder on a
single chip.
The utilization of digital signal processing results
in numerous advantages against today's tuners:
very low number of external components, very
small space occupation and easy application,
very high selectivity due to digital filters, high
flexibility by software control and automatic
alignment.
LQFP64
Tape and reel
Tape and reel
Packing
Tray
Tray
TDA7705
www.st.com
1/42
1

Related parts for tda7705wtr

tda7705wtr Summary of contents

Page 1

... Table 1. Device summary Order code TDA7705 TDA7705TR TDA7705W TDA7705WTR July 2009 Highly integrated tuner for AM/FM car radio It contains mixers and IF amplifiers for AM and FM, fully integrated VCO and PLL synthesizer, IF-processing including adaptive bandwidth control, stereo decoder and RDS decoder on a single chip ...

Page 2

Contents Contents 1 Block diagram and pins description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 1.1 Block diagram ...

Page 3

TDA7705 3.4.6 3.4.7 3.4.8 3.4.9 3.4.10 3.5 Overall system performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 4

List of tables List of tables Table 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 5

TDA7705 List of figures Figure 1. Functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

Block diagram and pins description 1 Block diagram and pins description 1.1 Block diagram Figure 1. Functional block diagram 6/42 SUM SUM Doc ID 15938 Rev 5 TDA7705 ...

Page 7

TDA7705 1.2 Pin description Figure 2. Pin connection (top view) Table 2. Pin description Pin # Pin name 1 LF1 2 PLLTEST 3 DAC 4 TCAGCFM 5 FMMIX1dec 6 FMIX1in 7 FMIX2in 8 GND-RF 9 FMPINDRV 10 VCC-RF 11 TCAM ...

Page 8

Block diagram and pins description Table 2. Pin description (continued) Pin # Pin name 17 LNAdec 18 LNAout 19 LNAin2 20 LNAout2 21 LNAdec2 22 AMMIXin2 23 AMMIXin1 24 AMMIXdec 25 GND-IF 26 VREF165 27 VREFdec 28 GND-DIG 29 VCC-DIG ...

Page 9

TDA7705 Table 2. Pin description (continued) Pin # Pin name 52 GND-DAC 53 DACoutL 54 DACoutR 55 GND-IFADC 56 LIFrefL 57 LIFrefH 58 VCC-IFADC 59 VCC-PLL 60 GND-PLL 61 VCO-dec 62 LFref 63 VCC-VCO 64 GND-VCO Block diagram and pins ...

Page 10

Function description 2 Function description 2 mixers The image-rejection mixer has two FM inputs, selectable through software. These inputs feed stages with different gains, noise figures, and IIP3. They are optimized for best performance in case of a ...

Page 11

TDA7705 2.6 IF A/D converters A high performance IQ-IFADC converts the IF-signal to digital IF for subsequent digital signal processing. 2.7 Audio D/A converters A stereo DAC provides the left / right audio signals after IF-processing and stereodecoding by the ...

Page 12

Function description 2.12 IO interface pins The TDA7705 has the following IO pins: PLLTEST pin 2 SPI_CS pin 34 SPI_MISO pin 35 SDA/MOSI pin 36 SCL/CLK pin 37 RDSINT pin 39 RSTN pin 45 The pins labeled GPIO0 ...

Page 13

TDA7705 Table 3. Boot mode pin configuration Configuration: Pin at reset 0 39 RDSINT in 37 SCL x 36 SDA (SPI_MISO (SPI_CS serial bus is chosen as means of communication ...

Page 14

Function description The sequence consists of the following phases: ● START: SDA line transitioning from with SCL fixed H. This signifies a new transmission is starting; ● data latching: on the rising SCL edge. The SDA line ...

Page 15

TDA7705 Figure 5. SPI modes In the case of the TDA7705, the data are latched on the clock's rising edge, with CPOL = 1 and CPHA = 1 (mode 3 in the figure above). According to the specification of this ...

Page 16

Electrical specifications 3 Electrical specifications 3.1 Absolute maximum ratings Table 4. Absolute maximum ratings Symbol Parameter V Supply voltage CC T Storage temperature stg V ESD withstand voltage ESD 3.2 Thermal data Table 5. Thermal data Symbol Parameter Thermal resistance ...

Page 17

TDA7705 3.4 Electrical characteristics 3.4 section Table section Symbol Parameter FM IMR mixer R Input resistance in V Input noise voltage noise rd IIP3 3 order ...

Page 18

Electrical specifications 3.4 section Table section Symbol Parameter AM IMR Mixer R Input resistance in V Max. output voltage out_max V Input noise voltage N,in rd IIP3 3 order intercept point nd IIP2 2 order ...

Page 19

TDA7705 3.4.3 VCO Table 9. VCO Symbol Parameter F Frequency range VCO VCO PN Phase noise of LO dev Deviation error (rms) 3.4.4 Phase locked loop Table 10. Phase locked loop Symbol Parameter T Settling time FM settle FM step ...

Page 20

Electrical specifications 3.4.7 Audio DAC Table 13. Audio DAC Symbol Parameter V Max. output voltage out BW Bandwidth R Output resistance out V Output noise N, out THD Distortion 3.4.8 IO interface pins Table 14. IO interface pins Symbol Parameter ...

Page 21

TDA7705 2 3.4 interface The following parameters apply to the serial bus communication when I been selected at start-up. For the other electrical characteristics of the pins, applies. The parameters of the following table are defined as in ...

Page 22

Electrical specifications 3.4.10 SPI interface The following parameters apply to the serial bus communication when SPI protocol has been selected at start-up. For the other electrical characteristics of the pins, applies. Table 16. SPI interface Symbol f Clock frequency SCK ...

Page 23

TDA7705 Figure 10. FM input set- 6dB rf Input level referred to signal generator loaded with 50 Ω input not connected kHz. De-emphasis = 50 µs. Unless otherwise specified audio Table 17. ...

Page 24

Electrical specifications Table 17. FM overall system performance (continued) Parameter Alternate channel selectivity Max. Strong Signal Interferer Max. strong signal interferer no preselection (“wide-band”) application 3 signal performance 3 signal performance no preselection (“wide-band”) application AM suppression Image rejection Logarithmic ...

Page 25

TDA7705 3.5 overall system performance Antenna level equivalence: 0 dBµ µV Figure 11 input set 6dB rf Level referred to SG output before antenna dummy (V 15pF+68pF, FM input not connected. ...

Page 26

Electrical specifications Table 18 overall system performance (continued) Parameter Strong signal interferer suppression Strong signal interferer cross-modulation Image rejection Logarithmic field strength indicator 3.5 overall system performance Antenna level equivalence: 0dBµV = 1µV Figure 12. AM ...

Page 27

TDA7705 Table 19 overall system performance (continued) Parameter AGC F.O.M. Distortion Image rejection 3.5 overall system performance Antenna level equivalence: 0dBµV = 1µV Figure 13 input set- 6dB rf Level referred to ...

Page 28

Electrical specifications 3.5.5 WX overall system performance Antenna level equivalence: 0 dBµ µV Figure 14. WX input set- 6dB rf Input level referred to signal generator loaded with 50 Ω input not connected. F ...

Page 29

TDA7705 4 Front-end processing All the parameters in this section refer to the programmability of the FE part of the device (registers). The part of the registers that are not described here have either fixed values or values written by ...

Page 30

Front-end processing Table 23. Register 0x01 MSB Table 24. Register 0x02 MSB ...

Page 31

TDA7705 Table 25. Register 0x05 MSB Register number Doc ID 15938 Rev 5 Front-end processing Register definition LSB ...

Page 32

Weak signal processing 5 Weak signal processing All the parameters in this section refer to the programmability of the DSP part of the device. The typical values are those set by default parameters (start-up without parametric change from main µP); ...

Page 33

TDA7705 5.1.3 Adjacent channel mute Table 28. Adjacent channel mute (continuous set) Symbol Parameter ACMd Depth 5.1.4 Stereo blend Table 29. Stereo blend (continuous set) Symbol Parameter MaxSep Maximum stereo separation SBFSsp Start point vs. field strength SBFSep End point ...

Page 34

Weak signal processing 5.1.5 High cut control Table 30. High cut control (continuous set) Symbol Parameter HCFSsp Start point vs. field strength HCFSep End point vs. field strength Field strength-related HCFStW2N transition time from wide to narrow band Field strength-related ...

Page 35

TDA7705 Table 31. De-emphasis filter (continuous set) Symbol Parameter De-emphasis time constant 1 DEtc De-emphasis time constant 2 5.1.6 Stereo decoder Table 32. Stereo decoder Symbol Parameter PilSup Pilot signal suppression SubcSup Subcarrier suppression 5.2 AM IF-processing 5.2.1 Channel selection ...

Page 36

Weak signal processing 5.2.3 High cut control Table 35. High cut control (continuous set) Symbol Parameter HCFSsp Start point vs. field strength HCFSep End point vs. field strength Field strength-related HCFStW2N transition time from wide to narrow band Field strength-related ...

Page 37

TDA7705 6 Application schematics 6.1 Basic application schematic Figure 15. FM wide-band application / I DACOUT_L DACOUT_R 1. Note: components marked with a * are being considered for replacement with resistors, pending optimization test results control VCC-DAC 49 ...

Page 38

Application schematics 6.2 Application schematic example with SPI-bus and tuned preselection Figure 16. Example of FM tuned (narrow-band) application / SPI control DACOUT_L DACOUT_R 1. Note: components marked with a * are being considered for replacement with resistors, pending optimization ...

Page 39

TDA7705 7 Package information In order to meet environmental requirements, ST offers these devices in different grades of ® ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ® ...

Page 40

Package information Figure 18. LQFP64 (14x14x1.4mm) mechanical data and package dimensions DIM. MIN 0.050 A2 1.350 b 0.300 c 0.090 D 15.800 16.000 16.200 0.6220 0.6299 0.6378 D1 13.800 14.000 14.200 0.5433 0.5512 0.5591 D3 E 15.800 16.000 ...

Page 41

TDA7705 8 Revision history Table 36. Document revision history Date 31-Jul-2007 01-Aug-2008 08-May-2009 09-Jun-2009 01-Jul-2009 Revision 1 Initial release. 2 Full update datasheet. Document status promoted from preliminary data to datasheet. Updated Table 1: Device summary on page Updated Section ...

Page 42

... Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST’s terms and conditions of sale. ...

Related keywords