74lvc161284 STMicroelectronics, 74lvc161284 Datasheet
74lvc161284
Available stocks
Related parts for 74lvc161284
74lvc161284 Summary of contents
Page 1
... PULL-UP RESISTOR INTEGRATED ON ALL OPEN-DRAIN OUTPUT ELIMINATE THE NEED FOR DISCRETE RESISTOR REPLACE THE FUNCTION OF TWO 74LVC1284 DEVICES DESCRIPTION The 74LVC161284 contains eight high speed non inverting bidirectional buffers and eleven control/ status non-inverting buffers with open drain outputs fabricated in silicon technology. It’ ...
Page 2
... LOGIC DIAGRAM NOTE A: The PMOS transistors prevent backdriving current from the signal pins to V PMOS transistor is turned off when the associated driver is in the low state. NOTE B: The PMOS transistor prevents backdriving current from the signal pins to V PIN DESCRIPTION ...
Page 3
... IN (40ns transient) IN C14-C17 IN A1-A8, A14-A17 B1-B8, Y9-Y13 A1-A8 B1-B8, Y9-Y13 PL = LOW HIGH O Parameter 74LVC161284 OUTPUT Y9-Y13 and PLO Open Drain Y9-Y13 and PLO Totem Pole B1-B8 Y9-Y13 and PLO Open Drain B1-B8 Y9-Y13 and PLO Totem Pole Value Unit -0.5 to +4.6 V -0.5 to +7 ...
Page 4
... DC SPECIFICATIONS Symbol Parameter V High Level An, Bn Input Voltage Low Level An, Bn Input Voltage High Level An Output Voltage Bn Low Level An Output Voltage Bn Input Current Cn I All input except ...
Page 5
... OSLH PLHm PLHn OSHL Test Condition CC/CABLE (V) (V) Open Open 3.3 5.0 74LVC161284 Value - °C Min. Max. R =500 C =50pF 1 7 =500 C =50pF 1 9 =500 C =50pF 1 7 =500 C =50pF 1 11 =500 C =50pF 1 12 ...
Page 6
... TEST CIRCUIT t (A1-A8 to B1-B8, A9-A13 to Y9-Y13, PLH PHL t (A1-A8 to B1-B8, A9-A13 to Y9-Y13, PLH PLH (see waveform (B1-B8 to A1-A8, C14-C17 to A14-A17, HLH PHL PLH (A1-A8 to B1-B8, A9-A13 to Y9-Y13) (see waveform (DIR to A1-A8) (see waveform 4) PLZ t (DIR to A1-A8) (see waveform 4) PHZ t (DIR to A1-A8) (see waveform 3) PZL ...
Page 7
... WAVEFORM 2: PROPAGATION DELAY INPUT Bn TO OUTPUT (f=1MHz; 50% duty cycle 50 WAVEFORM 3: DATA TO OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 74LVC161284 7/11 ...
Page 8
... WAVEFORM 4: DIR TO OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle) 74LVC161284 8/11 ...
Page 9
... E1 6.0 e 0.5 BSC K 0˚ PIN 1 IDENTIFICATION 1 mm. TYP MAX. MIN. 1.2 0.15 0.002 0.9 0.27 0.0067 0.20 0.0035 12.6 0.488 6.2 0.236 8˚ 0.75 0.020 74LVC161284 inch TYP. MAX. 0.047 0.006 0.035 0.011 0.0079 0.496 0.318 BSC 0.244 0.0197 BSC 0˚ 0.030 7065588C 8˚ 9/11 ...
Page 10
... Tape & Reel TSSOP48 MECHANICAL DATA DIM. MIN 12 8.7 Bo 13.1 Ko 1.5 Po 3.9 P 11.9 10/11 mm. TYP MAX. MIN. 330 13.2 0.504 0.795 2.362 30.4 8.9 0.343 13.3 0.516 1.7 0.059 4.1 0.153 12.1 0.468 inch TYP. MAX. 12.992 0.519 1.197 0.350 0.524 0.067 0.161 0.476 ...
Page 11
... The ST logo is a registered trademark of STMicroelectronics © 2003 STMicroelectronics - Printed in Italy - All Rights Reserved Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. STMicroelectronics GROUP OF COMPANIES © http://www.st.com 74LVC161284 11/11 ...