adsp-21061l Analog Devices, Inc., adsp-21061l Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
adsp-21061l
Manufacturer Part Number
adsp-21061l
Description
Commercial Grade Sharc Family Dsp Microcomputer
Manufacturer
Analog Devices, Inc.
Datasheet
1.ADSP-21061L.pdf
(56 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
adsp-21061l-KB-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
adsp-21061l-KSZ-160
Manufacturer:
MURATA
Quantity:
20 000
Company:
Part Number:
adsp-21061lASZ-176
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
adsp-21061lKB-160
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
adsp-21061lKB-160
Manufacturer:
SIEMENS
Quantity:
5 510
Company:
Part Number:
adsp-21061lKB-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
adsp-21061lKBZ-160
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
adsp-21061lKS-160
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
adsp-21061lKS-160
Manufacturer:
3COM
Quantity:
5 510
Part Number:
adsp-21061lKS-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-21061lKS-176
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
adsp-21061lKSZ-160
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-21061/ADSP-21061L
DMA transfers can occur between the ADSP-21061’s internal
memory and either external memory, external peripherals, or a
host processor. DMA transfers can also occur between the
ADSP-21061’s internal memory and its serial ports.
CLOCK
RESET
PRIORITY
BUS
011
010
001
3
3
3
CLKIN
RESET
RPBA
ID2–0
CLKIN
RESET
RPBA
ID2–0
CLKIN
RESET
RPBA
ID2–0
ADSP-21061 #2
ADSP-21061 #1
ADSP-21061 #6
ADSP-21061 #5
ADSP-21061 #4
ADSP-21061 #3
BR1–2, BR4–6
Figure 3. Shared Memory Multiprocessing System
BR1, BR3–6
ADDR31–0
ADDR31–0
DATA47–0
DATA47–0
ADDR31–0
CONTROL
CONTROL
DATA47–0
BR2–6
MS3–0
PAGE
REDY
SBTS
CPA
BR3
WRx
ACK
BMS
HBR
HBG
BR1
CPA
RDx
BR2
CS
Rev. C | Page 6 of 56 | July 2007
5
5
5
DMA transfers between external memory and external periph-
eral devices are another option. External bus packing to 16-, 32-
, or 48-bit words is performed during DMA transfers.
ADDR
ADDR
DATA
OE
WE
ACK
CS
CS
DATA
ADDR
DATA
GLOBAL MEMORY
AND
PERIPHERAL (OPTIONAL)
BOOT EPROM (OPTIONAL)
HOST PROCESSOR
INTERFACE (OPTIONAL)