mc68hc908jw32 Freescale Semiconductor, Inc, mc68hc908jw32 Datasheet - Page 62

• Manufacturer Part Number: mc68hc908jw32
• Description: M68hc08 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

Clock Generator Module (CGM)
Table 5-1
5.3.7 Special Programming Exceptions
The programming method described in
exceptions. A value of 0 for R, N, or L is meaningless when used in the equations given. To account for
these exceptions:
See
5.3.8 Base Clock Selector Circuit
This circuit is used to select either the oscillator clock, CGMXCLK, or the VCO clock, CGMVCLK, as the
source of the base clock, CGMOUT. The CGMXCLK clock is divided by two while the CGMVCLK is
divided by three to correct the duty cycle. The two divided clocks go through a transition control circuit
that to change from one clock source to the other. During this time, CGMOUT is held in stasis. Therefore,
the bus clock frequency, which is one-half of the base clock frequency, is either one-fourth the frequency
of the selected clock (CGMXCLK) or one-sixth the frequency of the selected CGMVCLK clock.
The BCS bit in the PLL control register (PCTL) selects which clock drives CGMOUT. The divided VCO
clock cannot be selected as the base clock source if the PLL is not turned on. The PLL cannot be turned
off if the divided VCO clock is selected. The PLL cannot be turned on or off simultaneously with the
selection or deselection of the divided VCO clock. The divided VCO clock also cannot be selected as the
base clock source if the factor L is programmed to a 0. This value would set up a condition inconsistent
with the operation of the PLL, so that the PLL would be disabled and the oscillator clock would be forced
as the source of the base clock.
62
9. Program the PLL registers accordingly:
•
•
5.3.8 Base Clock Selector
A 0 value for R or N is interpreted exactly the same as a value of 1.
A 0 value for L disables the PLL and prevents its selection as the source for the base clock.
a. In the PRE bits of the PLL control register (PCTL), program the binary equivalent of P.
b. In the VPR bits of the PLL control register (PCTL), program the binary equivalent of E.
d. In the PLL VCO range select register (PMRS), program the binary coded equivalent of L.
e. In the PLL reference divider select register (PMDS), program the binary coded equivalent
c. In the PLL multiplier select register low (PMSL) and the PLL multiplier select register high
provides numeric examples (numbers are in hexadecimal notation):
(PMSH), program the binary equivalent of N.
of R.
CGMVCLK
48 MHz
The values for P, E, N, L, and R can only be programmed when the PLL is
off (PLLON = 0).
CGMPCLK
24 MHz
Circuit.
MC68HC908JW32 Data Sheet, Rev. 5
Table 5-1. Numeric Examples
5.3.6 Programming the PLL
8 MHz
f
BUS
NOTE
4 MHz
f
RCLK
does not account for three possible
R
1
06
N
P
1
Freescale Semiconductor
E
2
96
L