mc68hc908ap8a Freescale Semiconductor, Inc, mc68hc908ap8a Datasheet - Page 281

no-image

mc68hc908ap8a

Manufacturer Part Number
mc68hc908ap8a
Description
M68hc08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet
Chapter 19
Computer Operating Properly (COP)
19.1 Introduction
The computer operating properly (COP) module contains a free-running counter that generates a reset if
allowed to overflow. The COP module helps software recover from runaway code. Prevent a COP reset
by clearing the COP counter periodically. The COP module can be disabled through the COPD bit in the
configuration register 1 (CONFIG1).
19.2 Functional Description
Figure 19-1
The COP counter is a free-running 6-bit counter preceded by the 12-bit SIM counter. If not cleared by
software, the COP counter overflows and generates an asynchronous reset after 262,128 or 8176 ICLK
cycles, depending on the state of the COP rate select bit, COPRS, in the CONFIG1 register. With a
8176 ICLK cycle overflow option, a 88-kHz ICLK gives a COP timeout period of ~93ms. Writing any value
to location $FFFF before an overflow occurs prevents a COP reset by clearing the COP counter and
stages 12 through 5 of the SIM counter.
Freescale Semiconductor
INTERNAL RESET SOURCES
(COPRS FROM CONFIG1)
(COPD FROM CONFIG1)
RESET VECTOR FETCH
STOP INSTRUCTION
shows the structure of the COP module.
COPEN (FROM SIM)
COPCTL WRITE
COPCTL WRITE
COP RATE SEL
COP DISABLE
RESET
ICLK
MC68HC908AP A-Family Data Sheet, Rev. 3
Figure 19-1. COP Block Diagram
12-BIT COP PRESCALER
COP CLOCK
COP COUNTER
6-BIT COP COUNTER
CLEAR
RESET STATUS REGISTER
RESET CIRCUIT
281

Related parts for mc68hc908ap8a