mc68hc705p6a Freescale Semiconductor, Inc, mc68hc705p6a Datasheet - Page 13

no-image

mc68hc705p6a

Manufacturer Part Number
mc68hc705p6a
Description
M68hc05 Microcontrollers Microcontroller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc68hc705p6aCDW
Manufacturer:
LT
Quantity:
1 200
Part Number:
mc68hc705p6aCDW
Manufacturer:
MOT
Quantity:
5 510
Part Number:
mc68hc705p6aCDW
Manufacturer:
FREESCALE(MOT)
Quantity:
12
Part Number:
mc68hc705p6aCDW
Manufacturer:
FREESCALE(MOT)
Quantity:
10 967
Part Number:
mc68hc705p6aCDW
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
mc68hc705p6aCDWE
Manufacturer:
FREESCALE
Quantity:
1 143
Part Number:
mc68hc705p6aCP
Manufacturer:
FREESCAL
Quantity:
26
Part Number:
mc68hc705p6aCPE
Manufacturer:
MOLEX
Quantity:
1 560
Chapter 1
General Description
1.1 Introduction
The MC68HC705P6A is an EPROM version of the MC68HC05P6 microcontroller. It is a low-cost
combination of an M68HC05 Family microprocessor with a 4-channel, 8-bit analog-to-digital (A/D)
converter, a 16-bit timer with output compare and input capture, a serial communications port (SIOP), and
a computer operating properly (COP) watchdog timer. The M68HC05 CPU core contains 176 bytes of
RAM, 4672 bytes of user EPROM, 239 bytes of bootloader ROM, and 21 input/output (I/O) pins (20
bidirectional, 1 input-only). This device is available in either a 28-pin plastic dual in-line (PDIP) or a 28-pin
small outline integrated circuit (SOIC) package.
A functional block diagram of the MC68HC705P6A is shown in
1.2 Features
Features of the MC68HC705P6A include:
Freescale Semiconductor
Low cost
M68HC05 core
28-pin SOIC, PDIP, or windowed DIP package
4672 bytes of user EPROM (including 48 bytes of page zero EPROM and 16 bytes of user vectors)
176 bytes of on-chip RAM
4-channel 8-bit A/D converter
SIOP serial communications port
16-bit timer with output compare and input capture
20 bidirectional I/O lines and 1 input-only line
PC0 and PC1 high-current outputs
Single-chip, bootloader, and test modes
Power-saving stop, halt, and wait modes
Static EPROM mask option register (MOR) selectable options:
239 bytes of bootloader ROM
COP watchdog timer enable or disable
Edge-sensitive or edge- and level-sensitive external interrupt
SIOP most significant bit (MSB) or least significant bit (LSB) first
SIOP clock rates: OSC divided by 8, 16, 32, or 64
Stop instruction mode, STOP or HALT
EPROM security external lockout
Programmable keyscan (pullups/interrupts) on PA0–PA7
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
Figure
1-1.
13

Related parts for mc68hc705p6a