mc68hc705p6a Freescale Semiconductor, Inc, mc68hc705p6a Datasheet - Page 44

• Manufacturer Part Number: mc68hc705p6a
• Description: M68hc05 Microcontrollers Microcontroller
• Manufacturer: Freescale Semiconductor, Inc

Serial Input/Output Port (SIOP)
7.3.2 SIOP Status Register (SSR)
This register is located at address $000B and contains two bits.
in the register and indicates the value of each bit after reset.
SPIF — Serial Port Interface Flag
DCOL — Data Collision
7.3.3 SIOP Data Register (SDR)
This register is located at address $000C and serves as both the transmit and receive data register.
Writing to this register will initiate a message transmission if the SIOP is in master mode. The SIOP
subsystem is not double buffered and any write to this register will destroy the previous contents. The
SDR can be read at any time; however, if a transfer is in progress, the results may be ambiguous and the
DCOL bit will be set. Writing to the SDR while a transfer is in progress can cause invalid data to be
transmitted and/or received.
affected by reset.
44
SPIF is a read-only status bit that is set on the last rising edge of SCK and indicates that a data transfer
has been completed. It has no effect on any future data transfers and can be ignored. The SPIF bit is
cleared by reading the SSR followed by a read or write of the SDR. If the SPIF is cleared before the
last rising edge of SCK, it will be set again on the last rising edge of SCK. Reset clears the SPIF bit.
DCOL is a read-only status bit which indicates that an illegal access of the SDR has occurred. The
DCOL bit will be set when reading or writing the SDR after the first falling edge of SCK and before SPIF
is set. Reading or writing the SDR during this time will result in invalid data being transmitted or
received.
The DCOL bit is cleared by reading the SSR (when the SPIF bit is set) followed by a read or write of
the SDR. If the last part of the clearing sequence is done after another transfer has started, the DCOL
bit will be set again. Reset clears the DCOL bit.
Address:
Address:
Reset:
Reset:
Read:
Read:
Write:
Write:
$000B
$000C
SPIF
Bit 7
Bit 7
SD7
0
MC68HC705P6A Advance Information Data Sheet, Rev. 2.1
Figure 7-5
Figure 7-5. Serial Port Data Register (SDR)
= Unimplemented
Figure 7-4. SIOP Status Register (SSR)
DCOL
SD6
6
0
6
shows the position of each bit in the register. This register is not
SD5
5
0
0
5
Unaffected by reset
SD4
4
0
0
4
SD3
3
0
0
3
Figure 7-4
SD2
2
0
0
2
shows the position of each bit
SD1
1
0
0
1
Freescale Semiconductor
Bit 0
Bit 0
SD0
0
0