dp83840a National Semiconductor Corporation, dp83840a Datasheet - Page 63

no-image

dp83840a

Manufacturer Part Number
dp83840a
Description
10/100 Mb/s Ethernet Physical Layer
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
dp83840aVCE
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
dp83840aVCE
Manufacturer:
NS
Quantity:
1 000
Part Number:
dp83840aVCE
Manufacturer:
NS
Quantity:
1 000
Part Number:
dp83840aVCE
Manufacturer:
NS/国半
Quantity:
20 000
Version A
6.0 Hardware User Information
Symptoms:
The COL signal could go low up to 87ns after TX_EN goes
low.
Solution/Workaround:
There is no current workaround to this test mode function.
In a network environment, this will not be a problem.
6.6 Synchronization of Idle
Problem:
In 100 Mb/s operation, descrambler violates the TP-PMD
specification of 12 idle times or 60 cipher bits.
Description:
The DP83840A will acquire descrambler synchronization in
13 symbols. However, due to latency and pipeline delays,
the DP83840A can not provide valid decoded data less
than 16 Idle symbols.
Symptoms:
If the Idle stream is between 13 and 16 symbols, the
descrambler will synchronize to the transmit data, yet the
Start of Frame Delimiter (SFD) will be lost resulting in the
detection of a Bad_SSD. The subsequent packet following
the next idle stream will be lost.
Solution/Workaround:
The minimum number of consecutive idles required for a
proper network operation is sixteen. There is no current
workaround to this problem. Since the minimum IPG in a
network system is greater than 16 symbols, there is no real
system impact for this problem.
6.7 10 Mb/s Differential Output Voltage
Problem:
Based on the characterization data across fab process,
voltage, and temperature, the DP83840A is on the high
side of the Vod specification.
Description:
The Vod measured without resistors connected to the RTX
and REQ pins, ranges from 2.4V to 3.1V. IEEE 802.3
Figure 25. Recommended External Circuitry to Control the Amplitude and Shape of Vod
Pin 29 (REQ)
Pin 28 (RTX)
DP83840A
(Continued)
63
specifies the differential output voltage to be between 2.2V
to 2.8V (zero to peak).
Symptoms:
National Semiconductor believes that there will be no
system ramifications with higher than specified Vod
voltages. The worse case scenario would be a slight
increase in cross-talk in between the twisted pair cables.
Solution/Workaround:
If desired, the Vod voltage can be modified by connecting
resistors from RTX (pin 28) and REQ (pin 29) to ground.
Figure 25 illustrates the recommended connection of
external circuitry which determines the Vod amplitude and
shape. This will cause the Vod voltage to be lowered.
Based on the data taken from the laboratory, National
Semiconductor recommends starting with a 100k
resistors for both the RTX and REQ pins. The Vod will be in
the range in between 2.2V to 2.9V when the 100k
resistors are used. The value of resistor you choose may
be different based on your board layout and selection of
components such as pulse transformers.
6.8 10Base-T Transmit Differential Output
Impedance
Problem:
Based on the characterization data across fabrication
process, voltage, and temperature, the DP83840A does
not meet the letter of tIEEE 802.3 10BaseT specification on
the 10 Mb/s Transmit Differential Output Impedance (which
is measured as return loss).
Description:
The IEEE 802.3 10BaseT standard requires a return loss
of 15dB or better at all times (during transmit state or idle
state) over the frequency range of 5 MHz to 10 MHz with a
cable impedance range from 85
characterization data shows that while the device meets
the 15dB return loss specification during transmit and
during idle on average, some devices may have return loss
of less than 15dB during idle.
100 k
100 k
National Semiconductor
to 111 . The DP83840A

Related parts for dp83840a