lan9117 Standard Microsystems Corp., lan9117 Datasheet - Page 76
lan9117
Manufacturer Part Number
lan9117
Description
Lan9117 High-performance Single-chip 10/100 Non-pci Ethernet Controller
Manufacturer
Standard Microsystems Corp.
Datasheet
1.LAN9117.pdf
(136 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
lan9117-MD
Manufacturer:
SMSC
Quantity:
1 831
Company:
Part Number:
lan9117-MT
Manufacturer:
Standard
Quantity:
5 375
Company:
Part Number:
lan9117-MT
Manufacturer:
SMSC
Quantity:
1 045
Company:
Part Number:
lan9117-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
lan9117-MT
Manufacturer:
SMSC
Quantity:
20 000
Revision 1.5 (07-11-08)
12-11
BITS
2-0
10
9
8
7
6
5
4
3
Reserved
TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data
FIFO is full, and another write is attempted.
TX Data FIFO Available Interrupt (TDFA). Generated when the TX data
FIFO available space is greater than the programmed level.
TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status
FIFO is full.
TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status
FIFO reaches the programmed level.
RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued
whenever a receive frame is dropped.
Reserved
RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status
FIFO is full.
RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status
FIFO reaches the programmed level.
GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s.
These interrupts are configured through the GPIO_CFG register.
DESCRIPTION
DATASHEET
76
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
TYPE
RO
RO
SMSC LAN9117
DEFAULT
Datasheet
000
0
0
0
0
0
0
0
-
-