at89c51cc03c-slsim ATMEL Corporation, at89c51cc03c-slsim Datasheet - Page 118

• Manufacturer Part Number: at89c51cc03c-slsim
• Description: At89c51cc03 Enhanced 8-bit Mcu With Can Controller And Flash Memory
• Manufacturer: ATMEL Corporation

118
AT89C51CC03
Table 65. CANSTCH Register
CANSTCH (S:B2h)
CAN Message Object Status Register
Note:
No default value after reset.
Number
DLCW
Bit
7
7
6
5
4
3
2
1
0
See Figure 50.
Bit Mnemonic Description
TXOK
DLCW
RXOK
BERR
SERR
CERR
AERR
TXOK
FERR
6
RXOK
Data Length Code Warning
The incoming message does not have the DLC expected. Whatever the frame
type, the DLC field of the CANCONCH register is updated by the received
DLC.
Transmit OK
The communication enabled by transmission is completed.
When the controller is ready to send a frame, if two or more message objects
are enabled as producers, the lower index message object (0 to 13) is
supplied first.
This flag can generate an interrupt.
Receive OK
The communication enabled by reception is completed.
In the case of two or more message object reception hits, the lower index
message object (0 to 13) is updated first.
This flag can generate an interrupt.
Bit Error (Only in Transmission)
The bit value monitored is different from the bit value sent.
Exceptions:
the monitored recessive bit sent as a dominant bit during the arbitration field
and the acknowledge slot detecting a dominant bit during the sending of an
error frame.
This flag can generate an interrupt.
Stuff Error
Detection of more than five consecutive bits with the same polarity.
This flag can generate an interrupt.
CRC Error
The receiver performs a CRC check on each destuffed received message
from the start of frame up to the data field.
If this checking does not match with the destuffed CRC field, a CRC error is
set.
This flag can generate an interrupt.
Form Error
The form error results from one or more violations of the fixed form in the
following bit fields:
CRC delimiter
acknowledgment delimiter
end_of_frame
This flag can generate an interrupt.
Acknowledgment Error
No detection of the dominant bit in the acknowledge slot.
This flag can generate an interrupt.
5
BERR
4
SERR
3
CERR
2
4182N–CAN–03/08
FERR
1
AERR
0