at89c5131 ATMEL Corporation, at89c5131 Datasheet - Page 114

no-image

at89c5131

Manufacturer Part Number
at89c5131
Description
8-bit Flash Microcontroller With Full Speed Usb Device At89c5131
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at89c5131-S3SIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-PUTUM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-RDTIL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUL
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
at89c5131A-RDTUM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SIM
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
at89c5131A-S3SUM
Manufacturer:
ATMEL
Quantity:
46
Part Number:
at89c5131A-UL
Manufacturer:
TI
Quantity:
12 500
Part Number:
at89c5131A-UL
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at89c5131A-UM
Manufacturer:
TOSHIBA
Quantity:
1 200
Part Number:
at89c5131A-UM
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at89c5131A-UM
Quantity:
300
Registers
4136C–USB–04/05
Table 85. SSCON Register
SSCON - Synchronous Serial Control Register (93h)
Table 86. SSDAT (095h) - Synchronous Serial Data Register (read/write)
Number
Number
CR2
SD7
Bit
Bit
7
7
6
5
4
3
2
1
0
7
7
6
5
4
3
2
Mnemonic Description
Mnemonic Description
SSIE
SSIE
CR2
CR1
CR0
SD6
SD7
SD6
SD5
SD4
SD3
SD2
STA
ST0
Bit
Bit
AA
SI
6
6
Control Rate bit 2
See .
Synchronous Serial Interface Enable bit
Clear to disable SSLC.
Set to enable SSLC.
Start flag
Set to send a START condition on the bus.
Stop flag
Set to send a STOP condition on the bus.
Synchronous Serial Interrupt flag
Set by hardware when a serial interrupt is requested.
Must be cleared by software to acknowledge interrupt.
Assert Acknowledge flag
Clear in master and slave receiver modes, to force a not acknowledge (high level
on SDA).
Clear to disable SLA or GCA recognition.
Set to recognise SLA or GCA (if GC set) for entering slave receiver or transmitter
modes.
Set in master and slave receiver modes, to force an acknowledge (low level on
SDA).
This bit has no effect when in master transmitter mode.
Control Rate bit 1
See Table
Control Rate bit 0
See Table
Address bit 7 or Data bit 7.
Address bit 6 or Data bit 6.
Address bit 5 or Data bit 5.
Address bit 4 or Data bit 4.
Address bit 3 or Data bit 3.
Address bit 2 or Data bit 2.
STA
SD5
5
5
STO
SD4
4
4
SD3
SI
3
3
SD2
AA
2
2
AT89C5131
CR1
SD1
1
1
CR0
SD0
0
0
113

Related parts for at89c5131