ada4897-1arz-rl Analog Devices, Inc., ada4897-1arz-rl Datasheet
![no-image](/images/no-image-200.jpg)
ada4897-1arz-rl
Related parts for ada4897-1arz-rl
ada4897-1arz-rl Summary of contents
Page 1
... TheADA4896-2/ADA4897-1 have 230 MHz bandwidth, 120 V/μs slew rate, and settle to 0. ns. With a wide supply voltage range ( V), the ADA4896-2/ADA4897-1 are ideal candidates for systems that require high dynamic range, precision, and high speed. The ...
Page 2
... ADA4896-2/ADA4897-1 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagram .............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 ±5 V Supply ................................................................................... Supply ................................................................................... Supply ................................................................................... 7 Absolute Maximum Ratings............................................................ 9 Thermal Resistance ...................................................................... 9 Maximum Power Dissipation ..................................................... 9 ESD Caution.................................................................................. 9 Pin Configurations and Function Descriptions ......................... 10 Typical Performance Characteristics ........................................... 12 Theory of Operation ...................................................................... 18 REVISION HISTORY 7/11— ...
Page 3
... R = 100 Ω dBc SFDR Sinking/sourcing 30% overshoot DISABLE = − −V = − −V = − − Rev Page ADA4896-2/ADA4897-1 Min Typ Max Unit 230 MHz 30 MHz 90 MHz 7 MHz 120 V/μ − ...
Page 4
... ADA4896-2/ADA4897-1 Parameter DISABLE PIN ( ADA4897-1 ) DISABLE Voltage Input Current Enabled Disabled Switching Speed Enabled Disabled Conditions Enabled Disabled DISABLE = +5 V DISABLE = −5 V Rev Page Min Typ Max Unit >+V − 0 <+V – −2.5 μA −80 μA 0.25 μs 12 μs ...
Page 5
... 100 Ω dBc SFDR Sinking/sourcing 30% overshoot DISABLE = 4 5.5 V, − −V = −0 +0 Rev Page ADA4896-2/ADA4897-1 Min Typ Max Unit 230 MHz 30 MHz 90 MHz 7 MHz 100 V/μ −115 dBc − ...
Page 6
... ADA4896-2/ADA4897-1 Parameter DISABLE PIN ( ADA4897-1 ) DISABLE Voltage Input Current Enabled Disabled Switching Speed Enabled Disabled Conditions Enabled Disabled DISABLE = +5 V DISABLE = 0 V Rev Page Min Typ Max Unit >+V − 0 <+V − −2.5 μA −50 μA 0.25 μs 12 μs ...
Page 7
... 100 Ω dBc SFDR Sinking/sourcing 30% overshoot DISABLE = 2 3.7 V, − −V = −0 0 Rev Page ADA4896-2/ADA4897-1 Min Typ Max Unit 230 MHz 45 MHz 90 MHz 7 MHz 85 V/μ −105 dBc − ...
Page 8
... ADA4896-2/ADA4897-1 Parameter DISABLE PIN ( ADA4897-1 ) DISABLE Voltage Input Current Enabled Disabled Switching Speed Enabled Disabled Conditions Enabled Disabled DISABLE = +3 V DISABLE = 0 V Rev Page Min Typ Max Unit >+V −0 <− −2.5 μA −40 μA 0.25 μs 12 μs ...
Page 9
... Even temporarily exceeding this temperature limit may change the stresses that the package exerts on the die, perma- nently shifting the parametric performance of the ADA4896-2/ ADA4897-1. Exceeding a junction temperature of 175°C for an extended period of time can result in changes in silicon devices, potentially causing degradation or loss of functionality. The ...
Page 10
... ADA4896-2/ADA4897-1 PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS ADA4896-2 OUT1 1 –IN1 2 +IN1 3 – NOTES 1. THE EXPOSED PAD CAN BE CONNECTED TO GND OR LEFT FLOATING. Figure 4. 8-Lead LFCSP Pin Configuration Table 8. ADA4896-2 Pin Function Descriptions Pin No. Mnemonic 1 OUT1 2 −IN1 3 +IN1 4 − +IN2 6 −IN2 ...
Page 11
... DISABLE – +IN OUT 3 6 – ADA4897 CONNECT. DO NOT CONNECT TO THIS PIN. Figure 6. 8-Lead SOIC Pin Configuration Table 9. ADA4897-1Pin Function Descriptions Pin No. Mnemonic SOIC SOT- N − + − OUT DISABLE ...
Page 12
... ADA4896-2/ADA4897-1 TYPICAL PERFORMANCE CHARACTERISTICS kΩ,unless otherwise noted.When G > 20mV p-p OUT –1 OR – +10 –2 –3 –4 –5 –6 0 FREQUENCY (MHz) Figure 8. Small Signal Frequency Response vs. Gain 20mV p-p OUT 1 0 –1 – ...
Page 13
... Figure 18. Harmonic Distortion vs. Frequency for Various Output Voltages – –60 –70 –80 –90 –100 –110 –120 –130 5 0.1 Figure 19. Harmonic Distortion vs. Frequency for Various Supplies Rev Page ADA4896-2/ADA4897 + p-p OUT 100Ω, THIRD 100Ω, SECOND 1kΩ ...
Page 14
... ADA4896-2/ADA4897 PHASE MAGNITUDE –10 –20 10k 100k 1M 10M FREQUENCY (Hz) Figure 20. Open-Loop Gain and Phase vs. Frequency ± 100 1k 10k FREQUENCY (Hz) Figure 21. Voltage Noise vs. Frequency 100 100 1k 10k FREQUENCY (Hz) Figure 22 ...
Page 15
... TIME = 100ns/DIV 102 + 100.0 97.5 95.0 92.5 90.0 87.5 85.0 82.5 80.0 –40 Rev Page ADA4896-2/ADA4897-1 TIME = 100ns/DIV 2× + OUT Figure 29. Output Overdrive Recovery 100 200 300 400 500 600 700 OVERLOAD DURATION (ns) Figure 30 ...
Page 16
... ADA4896-2/ADA4897-1 0.3 0.2 0.1 0 –0.1 –0.2 –0.3 Figure 32. Settling Time to 0.1% – +5V S –30 ∆ p-p CM –40 –50 –60 –70 –80 –90 –100 –110 –120 –130 1k 10k 100k 1M FREQUENCY (Hz) Figure 33. CMRR vs. Frequency +5V S –10 ∆ p –20 –30 –40 –50 –PSRR –60 – ...
Page 17
... Rev Page ADA4896-2/ADA4897-1 TIME = 2µs/DIV +25°C –40°C +125°C Figure 41. Turn-Off Time vs. Temperature 100Ω ...
Page 18
... When the amplifier is disabled, its output goes to a high impedance state. The output impedance decreases as frequency increases; this effect can be observed in Figure 35. In disable mode, a forward isolation can be achieved at 10 MHz. Figure 42 shows the forward isolation vs. frequency data. Rev Page ADA4897-1 power-down circuitry. If the I BIAS ESD DISABLE ...
Page 19
... R ⎜ × ⎟ ⎟ × ⎜ ⎝ R ⎠ G (5) 0.5 Rev Page ADA4896-2/ADA4897 ven R G 4kT × ien R S 4kT × iep Figure 46. Noise Sources in Typical Connection = [ ] 2 ⎛ ⎞ ...
Page 20
... Capacitance at the output of an amplifier creates a delay within the feedback path that, if within the bandwidth of the loop, can create excessive ringing and oscillation. The ADA4897-1/ADA4896-2 show the most peaking at a gain of +2, as demonstrated in Figure 8. Figure 48. Using a Snub Resistor to Reduce Peaking Due to Output Capacitive Load Putting a small snub resistor (R output and the capacitive load mitigates the problem ...
Page 21
... Output Voltage Noise ( (V/μs) (dB) Only (nV/√Hz 78/158 0.8 1 101/140 1.2 2 119/137 0 5 87/ 37/ Rev Page ADA4896-2/ADA4897 + 200mV p-p OUT R = 249Ω 1kΩ + +20 1M 10M 100M FREQUENCY (Hz) Total Output Noise Including Resistors (nV/√Hz) 1.0 3 ...
Page 22
... V2) where switch resistances and nonlinear resistances do not matter. This way, the gain error can be reduced while preserving the noise performance of the ADA4896-2/ADA4897-1. 0.05 0 –0.05 ...
Page 23
... C limiting the magnitude of the gain is the output swing and drive capability of the op amp selected for the I-to-V converter, in this example, the ADA4896-2/ADA4897-1. Because any amplifier has limited drive capability, there is a finite number of channels that can be summed. ...
Page 24
... POWER SUPPLY BYPASSING Power supply bypassing is a critical aspect in the performance of the ADA4896-2/ADA4897-1. A parallel connection of capac- itors from each of the power supply pins to ground works best. Smaller value capacitors offer better high frequency response, whereas larger value electrolytics offer better low frequency performance ...
Page 25
... Narrow Body (R-8) Dimensions shown in millimeters and (inches) 3.20 3.00 2.80 5. 3.20 4.90 3.00 4.65 1 2.80 4 PIN 1 0.65 BSC 0.95 15° MAX 0.85 1.10 MAX 0.75 0.15 0.23 6° 0.40 0.05 0.09 0° 0.25 COPLANARITY 0.10 COMPLIANT TO JEDEC STANDARDS MO-187-AA Figure 56. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters Rev Page ADA4896-2/ADA4897-1 0.50 (0.0196) 45° 0.25 (0.0099) 1.27 (0.0500) 0.40 (0.0157) 0.80 0.55 0.40 ...
Page 26
... ADA4896-2/ADA4897-1 1.70 1.60 1.50 PIN 1 INDICATOR 1.30 1.15 0.90 0.15 MAX 0.05 MIN PIN 1 INDEX AREA 0.80 0.75 0.70 SEATING PLANE Figure 58. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD] 3.00 2.90 2. 3.00 2.80 2. 0.95 BSC 1.90 BSC 0.20 MAX 1.45 MAX 0.08 MIN 0.95 MIN SEATING 0.50 MAX PLANE 0.30 MIN COMPLIANT TO JEDEC STANDARDS MO-178-AB Figure 57. 6-Lead Small Outline Transistor Package [SOT-23] ...
Page 27
... ADA4896-2ACPZ-RL −40°C to +125°C ADA4896-2ACP-EBZ ADA4896-2ARM-EBZ ADA4897-1ARZ −40°C to +125°C ADA4897-1ARZ-R7 −40°C to +125°C ADA4897-1ARZ-RL −40°C to +125°C ADA4897-1ARJZ-R2 −40°C to +125°C ADA4897-1ARJZ-R7 −40°C to +125°C ADA4897-1ARJZ-RL −40°C to +125°C ADA4897-1AR-EBZ ...
Page 28
... ADA4896-2/ADA4897-1 NOTES ©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09447-0-7/11(0) Rev Page ...