adcmp572 Analog Devices, Inc., adcmp572 Datasheet - Page 6

• Manufacturer Part Number: adcmp572
• Description: Ultrafast 3.3 V/5 V Single-supply Comparators
• Manufacturer: Analog Devices, Inc.

ADCMP572/ADCMP573
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 3. Pin Function Descriptions
Pin No.
1
2
3
4
5, 16
6
7
8
9, 12
13, 15
10
11
14
Isolated
Heat sink
Mnemonic
V
V
V
V
V
LE
LE
V
V
GND
Q
Q
HYS
N/C
TP
P
N
TN
CCI
CCO
CCO
/V
TT
Description
Termination Resistor Return Pin for V
Noninverting Analog Input.
Inverting Analog Input.
Termination Resistor Return Pin for V
Positive Supply Voltage for Input Stage.
Latch Enable Input Pin, Inverting Side.
In compare mode (LE = low), the output tracks changes at the input of the comparator.
In latch mode (LE = high), the output reflects the input state just prior to the comparator’s being
placed into latch mode. LE must be driven in complement with LE.
Latch Enable Input Pin, Noninverting Side.
In compare mode (LE = high), the output tracks changes at the input of the comparator.
In latch mode (LE = low), the output reflects the input state just prior to the comparator’s being
placed into latch mode. LE must be driven in compliment with LE.
Termination Return Pin for the LE/LE Input Pins.
For the ADCMP572 (CML output stage), this pin is internally connected to and also should be
externally connected to the positive V
For the ADCMP573 (RSPECL output stage), this pin should normally be connected to the V
termination potential.
Positive Supply Voltage for the CML/RSPECL Output Stage.
Ground.
Inverting Output. Q is at logic low if the analog voltage at the noninverting input, V
the analog voltage at the inverting input, V
LE/LE descriptions (Pins 6 and 7) for more information.
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input V
than the analog voltage at the inverting input, V
the LE/LE descriptions (Pins 6 and 7) for more information.
Hysteresis Control Pin. Leave this pin disconnected for zero hysteresis. Connect to GND with a
suitably sized resistor to add the desired amount of hysteresis. Refer to Figure 7 for proper sizing of
R
The metallic back surface of the package is not electrically connected to any part of the circuit, and it
can be left floating for best electrical isolation between the package handle and the substrate of the
die. However, it can be soldered to the application board if improved thermal and/or mechanical
stability is desired.
HYS
hysteresis control resistor.
Figure 2. ADCMP572/ADCMP573 Pin Configuration
V
V
V
V
TP
TN
P
N
1
2
3
4
16
5
ADCMP572
ADCMP573
Rev. 0 | Page 6 of 16
(Not to Scale)
PIN1
TOP VIEW
15
6
14
7
P
N
13
8
CCO
Input.
Input.
12
11
10
supply.
9
N
V
Q
Q
V
, provided the comparator is in compare mode. See the
CCO
CCO
N
, provided the comparator is in compare mode. See
P
, is greater than
P
is greater
CCO
– 2 V