74ABT374CSCX Fairchild Semiconductor, 74ABT374CSCX Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
74ABT374CSCX
Manufacturer Part Number
74ABT374CSCX
Description
IC FLIP FLOP OCT D-TYPE 20SOIC
Manufacturer
Fairchild Semiconductor
Series
74ABTr
Type
D-Type Busr
Datasheet
1.74ABT374CSJ.pdf
(13 pages)
Specifications of 74ABT374CSCX
Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
8
Frequency - Clock
200MHz
Delay Time - Propagation
3.2ns
Trigger Type
Positive Edge
Current - Output High, Low
32mA, 64mA
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Logic Family
ABT
Technology
BiCMOS
Number Of Bits
8
Number Of Elements
1
Clock-edge Trigger Type
Positive-Edge
Polarity
Non-Inverting
Operating Supply Voltage (typ)
5V
Package Type
SOIC W
Propagation Delay Time
7.6ns
Low Level Output Current
64mA
High Level Output Current
-32mA
Frequency (max)
150MHz
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
20
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74ABT374CSCX
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
©1992 Fairchild Semiconductor Corporation
74ABT374 Rev. 1.5.0
Skew
SOIC package.
Notes:
11. This specification is guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors
12. This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same
13. Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate
14. Propagation delay variation for a given set of conditions (i.e., temperature and V
15. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described
Capacitance
Note:
16. C
t
t
t
t
t
OSHL
OSLH
PS
OST
PV
Symbol
in place of the 50pF load capacitors in the standard AC load.
pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the
guaranteed specification. This specification is guaranteed but not tested.
outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t
(t
but not tested.
specification is guaranteed but not tested.
switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
Symbol
C
(12)
(14)
OSLH
OUT
(13)
OUT
C
(13)
(13)
(15)
IN
(16)
), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t
is measured at frequency f
Pin to Pin Skew,
HL Transitions
Pin to Pin Skew,
LH Transitions
Duty Cycle, LH–HL Skew
Pin to Pin Skew,
LH/HL Transitions
Device to Device Skew,
LH/HL Transitions
Input Capacitance
Output Capacitance
Parameter
Parameter
1MHz, per MIL-STD-883, Method 3012.
8 Outputs Switching
T
A
V
CC
–40°C to +85°C
C
V
V
CC
CC
L
Max.
4.5V–5.5V
1.0
1.0
1.8
2.0
2.5
7
50 pF
0V
5.0V
Conditions
T
A
(11)
25°C
8 Outputs Switching
OST
T
A
V
). This specification is guaranteed
CC
CC
C
–40°C to +85°C
) from device to device. This
L
Max.
4.5V–5.5V
1.8
1.8
4.3
4.3
4.6
250 pF
Typ.
5.0
9.0
OSHL
), LOW-to-HIGH
(12)
www.fairchildsemi.com
Units
pF
pF
Units
ns
ns
ns
ns
ns