74LVT374WM Fairchild Semiconductor, 74LVT374WM Datasheet

IC FLIP FLOP OCT D 3ST 20SOIC

74LVT374WM

Manufacturer Part Number
74LVT374WM
Description
IC FLIP FLOP OCT D 3ST 20SOIC
Manufacturer
Fairchild Semiconductor
Series
74LVTr
Type
D-Type Busr
Datasheet

Specifications of 74LVT374WM

Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
8
Frequency - Clock
160MHz
Delay Time - Propagation
4.8ns
Trigger Type
Positive Edge
Current - Output High, Low
32mA, 64mA
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SOIC (7.5mm Width)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVT374WMX
Manufacturer:
YDS
Quantity:
10 123
Part Number:
74LVT374WMX
Manufacturer:
FSC
Quantity:
566
©1999 Fairchild Semiconductor Corporation
74LVT374, 74LVTH374 Rev. 1.5.0
74LVT374, 74LVTH374
Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs
Features
Ordering Information
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
74LVT374WM
74LVT374SJ
74LVT374MTC
74LVTH374WM
74LVTH374SJ
74LVTH374MTC
Order Number
Input and output interface capability to systems at
5V V
Bus-Hold data inputs eliminate the need for external
pull-up resistors to hold unused inputs (74LVTH374),
also available without bushold feature (74LVT374)
Live insertion/extraction permitted
Power Up/Down high impedance provides glitch-free
bus loading
Outputs source/sink –32mA/+64mA
Functionally compatible with the 74 series 374
Latch-up performance exceeds 500mA
ESD performance:
– Human-body model
– Machine model
– Charged-device model
All packages are lead free per JEDEC: J-STD-020B standard.
CC
200V
Package
Number
MTC20
MTC20
M20B
M20D
M20B
M20D
2000V
1000V
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm
Wide
General Description
The LVT374 and LVTH374 are high-speed, low-power
octal D-type flip-flops featuring separate D-type inputs
for each flip-flop and 3-STATE outputs for bus-oriented
applications. A buffered Clock (CP) and Output Enable
(OE) are common to all flip-flops.
The LVTH374 data inputs include bushold, eliminating
the need for external pull-up resistors to hold unused
inputs.
These octal flip-flops are designed for low-voltage (3.3V)
V
interface to a 5V environment. The LVT374 and
LVTH374 are fabricated with an advanced BiCMOS
technology to achieve high speed operation similar to 5V
ABT while maintaining low power dissipation.
CC
Package Description
applications, but with the capability to provide a TTL
January 2008
www.fairchildsemi.com

Related parts for 74LVT374WM

74LVT374WM Summary of contents

Page 1

... Latch-up performance exceeds 500mA ESD performance: – Human-body model 2000V – Machine model 200V – Charged-device model 1000V Ordering Information Package Order Number Number 74LVT374WM M20B 74LVT374SJ M20D 74LVT374MTC MTC20 74LVTH374WM M20B 74LVTH374SJ M20D 74LVTH374MTC MTC20 Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. ...

Page 2

... LOW, the contents of the eight flip-flops are avail- able at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-flops. ©1999 Fairchild Semiconductor Corporation 74LVT374, 74LVTH374 Rev. 1.5.0 Logic Symbols IEEE/IEC ...

Page 3

... Logic Diagram Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays. ©1999 Fairchild Semiconductor Corporation 74LVT374, 74LVTH374 Rev. 1.5.0 3 www.fairchildsemi.com ...

Page 4

... Symbol V Supply Voltage CC V Input Voltage I I HIGH-Level Output Current OH I LOW-Level Output Current OL T Free-Air Operating Temperature Input Edge Rate, V ©1999 Fairchild Semiconductor Corporation 74LVT374, 74LVTH374 Rev. 1.5.0 Parameter (1) GND I GND Parameter 0.8V–2.0V Rating –0.5V to +4.6V – ...

Page 5

... An external driver must source at least the specified current to switch from LOW-to-HIGH external driver must sink at least the specified current to switch from HIGH-to-LOW. 6. This is the increase in supply current for each input that is at the specified voltage level rather than V ©1999 Fairchild Semiconductor Corporation 74LVT374, 74LVTH374 Rev. 1.5.0 V ...

Page 6

... W t Setup Time S t Hold Time H Note: 9. All typical values are (10) Capacitance Symbol Parameter C Input Capacitance IN C Output Capacitance OUT Note: 10. Capacitance is measured at frequency f ©1999 Fairchild Semiconductor Corporation 74LVT374, 74LVTH374 Rev. 1.5.0 (7) Conditions V (V) C 50pF (8) 3.3 (8) 3 3.3V ± 0.3V CC (9) Min ...

Page 7

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 8

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 9

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 10

... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...

Related keywords