mc56f8335 Freescale Semiconductor, Inc, mc56f8335 Datasheet - Page 36

no-image

mc56f8335

Manufacturer Part Number
mc56f8335
Description
16-bit Digital Signal Controller
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc56f8335MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mc56f8335MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8335VFGE
Manufacturer:
MOTOLOLA
Quantity:
621
Part Number:
mc56f8335VFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8335VFGE
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
mc56f8335VFGE
Quantity:
24
4.2 Program Map
The Program memory map is located in
Operating Mode Register (OMR) control the Program memory map. At reset, these bits are set as indicated
in
EXT_BOOT = EMI_MODE = 0 and cannot be changed in the 56F8335 or 56F8135.
After reset, the OMR MA bit can be changed and will have an effect on the P-space memory map, as shown
in
36
Data Flash
Program RAM
Data RAM
Program Boot Flash
Table
Table
1. Information in shaded areas not applicable to 56F8335/56F8135.
2. This bit is only configured at reset. If the Flash secured state changes, this will not be reflected in MB until the next reset.
3. Changing MB in software will not affect Flash memory security.
On-Chip Memory
OMR MA
Flash Secured
OMR MB =
1
State
0
1
4-2.
4-3. Changing the OMR MB bit will have no effect.
0
0
1
1
2,3
Table 4-3 Changing OMR MA Value During Normal Operation
Use internal P-space memory map configuration
Use external P-space memory map configuration – If MB = 0 at reset, changing this bit has no effect.
EXTBOOT Pin
OMR MA =
56F8335
0
1
0
1
8KB
4KB
8KB
8KB
Table 4-1 Chip Memory Configurations
Table 4-2 OMR MB/MA Value at Reset
Mode 0 – Internal Boot; EMI is configured to use 16 address lines; Flash
Memory is secured; external P-space is not allowed; the EOnCE is disabled
Not valid; cannot boot externally if the Flash is secured and will actually
configure to 00 state
Mode 0 – Internal Boot; EMI is configured to use 16 address lines
Mode 1 – External Boot; Flash Memory is not secured; EMI configuration is
determined by the state of the EMI_MODE pin
56F8335 Technical Data, Rev. 5
Table
56F8135
8KB
8KB
4-4. The operating mode control bits (MA and MB) in the
Chip Operating Mode
Erase / Program via Flash interface unit and word writes to
CDBW. Data Flash can be read via either CDBR or XDB2,
but not by both simultaneously
None
Erase / Program via Flash Interface unit and word writes to
CDBW
None
Chip Operating Mode
Use Restrictions
1
Freescale Semiconductor
Preliminary

Related parts for mc56f8335