mc56f8335 Freescale Semiconductor, Inc, mc56f8335 Datasheet - Page 89
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
mc56f8335
Manufacturer Part Number
mc56f8335
Description
16-bit Digital Signal Controller
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.MC56F8335.pdf
(160 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
mc56f8335MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Company:
Part Number:
mc56f8335MFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
mc56f8335VFGE
Manufacturer:
MOTOLOLA
Quantity:
621
Company:
Part Number:
mc56f8335VFGE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc56f8335VFGE
Manufacturer:
FREESCALE
Quantity:
20 000
5.6.9.2
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
5.6.9.3
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.9.4
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
5.6.9.5
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
5.6.9.6
This field is used to set the interrupt priority level for IRQs. This IRQ is limited to priorities 0 through 2.
They are disabled by default.
Freescale Semiconductor
Preliminary
•
•
•
•
•
•
•
•
•
•
•
•
•
00 = IRQ disabled (default)
01 = IRQ is priority level 0
10 = IRQ is priority level 1
11 = IRQ is priority level 2
00 = IRQ disabled (default)
01 = IRQ is priority level 0
10 = IRQ is priority level 1
11 = IRQ is priority level 2
00 = IRQ disabled (default)
01 = IRQ is priority level 0
10 = IRQ is priority level 1
11 = IRQ is priority level 2
00 = IRQ disabled (default)
SCI0 Receiver Error Interrupt Priority Level (SCI0_RERR IPL)—
Bits 13–12
Reserved—Bits 11–10
SCI0 Transmitter Idle Interrupt Priority Level (SCI0_TIDL IPL)—
Bits 9–8
SCI0 Transmitter Empty Interrupt Priority Level (SCI0_XMIT IPL)—
Bits 7–6
Timer A, Channel 3 Interrupt Priority Level (TMRA3 IPL)—Bits 5–4
56F8335 Technical Data, Rev. 5
Register Descriptions
89