cop87l84bc National Semiconductor Corporation, cop87l84bc Datasheet - Page 22

• Manufacturer Part Number: cop87l84bc
• Description: 8-bit Cmos Otp Microcontrollers With 16k Memory, Comparators, And Can Interface
• Manufacturer: National Semiconductor Corporation

www.national.com
Functional Block Description of the CAN Interface
In the case of an interrupt driven CAN interface, the calculation of the actual t
INT:
CANTX:
Interrupt driven programs use more time than programs
which poll the TBE flag, however programs which operate at
lower baud rates (which are more likely to be sensitive to this
issue) have more time for interrupt response.
Output Drivers/Input Comparators
The output drivers/input comparators are the physical inter-
face to the bus. Control bits are provided to TRI-STATE the
output drivers.
A dominant bit on the bus is represented as a “0” in the data
registers and a recessive bit on the bus is represented as a
“1” in the data registers.
Register Block
The register block consists of fifteen 8-bit registers which are
described in more detail in the following paragraphs.
Note: The contents of the receiver related registers RxD1, RxD2, RDLC,
TRANSMIT DATA REGISTER 1 (TXD1) (Address
X’00B0)
The Transmit Data Register 1 contains the first data byte to
be transmitted within a frame and then the successive odd
byte numbers (i.e., bytes number 1,3,..,7).
TRANSMIT DATA REGISTER 2 (TXD2)(Address X’00B1)
The Transit Data Register 2 contains the second data byte to
be transmitted within a frame and then the successive even
byte numbers (i.e., bytes number 2,4,..,8).
TRANSMIT DATA LENGTH CODE AND IDENTIFIER
LOW REGISTER (TDLC) (Address X’00B2)
This register is read/write.
TID3..TIDO Transmit Identifier Bits 3..0 (lower 4 bits)
The transmit identifier is composed of eleven bits in total, bits
3 to 0 of the TID are stored in bits 7 to 4 of this register.
TID3
Bit 7
.
.
.
.
.
.
“recessive”
Bus Level
“dominant”
RIDH and RTSTAT are only changed if a received frame passes the
acceptance filter or the Receive Identifier Acceptance Filter bit (RIAF)
is set to accept all received messages.
TID2
PUSH A
LD
PUSH A
VIS
LD
TABLE 3. Bus Level Definition
TID1
A,AB
TXD2,DATA
TRI-STATE
TID0
drive low
Pin Tx0
(GND)
TDLC3
; Interrupt latency = 7t<inf>c<reset> = 7 µs
;
;
;
;
; 20t<inf>c<reset> = µs to this point
; additional time for instructions which check
; status prior to reloading the transmit data
; registers with subsequent data bytes.
3t<inf>c<reset> = 3 µs
2t<inf>c<reset> = 2 µs
3t<inf>c<reset> = 3 µs
5t<inf>c<reset> = 5 µs
TRI-STATE
TDLC2
drive high
Pin Tx1
(V
CC
)
TDLC1
Data
TDLC0
Bit 0
0
1
22
TDLC3..TDLC0 Transmit Data Length Code
These bits determine the number of data bytes to be trans-
mitted within a frame. The CAN specification allows a maxi-
mum of eight data bytes in any message.
TRANSMIT IDENTIFIER HIGH (TID) (Address X’00B3)
This register is read/write.
TRTR Transmit Remote Frame Request
This bit is set if the frame to be transmitted is a remote frame
request.
TID10..TID4 Transmit Identifier Bits 10 .. 4 (higher 7 bits)
Bits TID10..TID4 are the upper 7 bits of the 11 bit transmit
identifier.
RECEIVER DATA REGISTER 1 (RXD1) (Address
X’00B4)
The Receive Data Register 1 (RXD1) contains the first data
byte received in a frame and then successive odd byte num-
bers (i.e., bytes 1, 3,..7). This register is read-only.
RECEIVE DATA REGISTER 2 (RXD2) (Address X’00B5)
The Receive Data Register 2 (RXD2) contains the second
data byte received in a frame and then successive even byte
numbers (i.e., bytes 2,4,..,8). This register is read-only.
REGISTER DATA LENGTH CODE AND IDENTIFIERLOW
REGISTER (RIDL) (Address X’00B6)
This register is read only.
RID3..RID0 Receive Identifier bits (lower four bits)
The RID3..RID0 bits are the lower four bits of the eleven bit
long Receive Identifier. Any received message that matches
the upper 7 bits of the Receive Identifier (RID10..RID4) is ac-
cepted if the Receive Identifier Acceptance Filter (RIAF) bit is
set to zero.
RDLC3..RDLC0 Receive Data Length Code bits
The RDLC3..RDLC0 bits determine the number of data
bytes within a received frame.
RECEIVE IDENTIFIER HIGH (RID) (Address X’00B7)
RID3
Bit 7
Reserved
TRTR
Bit 7
Bit 7
RID2
TID10
LOAD
RID10
RID1
time would be done as follows:
TID9
(Continued)
RID9
RID0
TID8
RID8
RDLC3
TID7
RID7
RDLC2
TID6
RID6
RDLC1
TID5
RID5
RDLC0
Bit 0
TID4
Bit 0
RID4
Bit 0