scf5250 Freescale Semiconductor, Inc, scf5250 Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
scf5250
Manufacturer Part Number
scf5250
Description
Scf5250 Integrated Coldfire Microprocessor Data Sheet
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.SCF5250.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
scf5250AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
scf5250CAG120
Manufacturer:
MOTOLOLA
Quantity:
996
Company:
Part Number:
scf5250CAG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
scf5250LAG100
Manufacturer:
Intersil
Quantity:
90
Company:
Part Number:
scf5250LAG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
scf5250LAG100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
scf5250PV120
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Introduction
SCF5250 to replace both the microcontroller and the DSP in certain applications. Most peripheral pins can
also be remapped as General Purpose I/O pins.
1.1
1.1.1
1.2
1.2.1
The ColdFire processor Version 2 core consists of two independent, decoupled pipeline structures to
maximize performance while minimizing core size.The instruction fetch pipeline (IFP) is a two-stage
pipeline for prefetching instructions. The prefetched instruction stream is then gated into the two-stage
operand execution pipeline (OEP), which decodes the instruction, fetches the required operands, and then
executes the required function. Because the IFP and OEP pipelines are decoupled by an instruction buffer
that serves as a FIFO queue, the IFP can prefetch instructions in advance of their actual use by the OEP,
which minimizes time stalled waiting for instructions. The OEP is implemented in a two-stage pipeline
featuring a traditional RISC data path with a dual-read-ported register file feeding an arithmetic/logic unit
(ALU).
1.2.2
The SCF5250 provides four fully programmable DMA channels for quick data transfer. Single and dual
address mode is supported with the ability to program bursting and cycle stealing. Data transfer is
selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.
Two internal audio channels and the dual UART can be used with the DMA channels. All channels can
perform memory to memory transfers. The DMA controller has a user-selectable, 24- or 16-bit counter and
a programmable DMA exception handler.
External requests are not supported.
2
SCF5250CAG120
SCF5250AG120
SCF5250VM120
Orderable Part
Number
Orderable Part Numbers
SCF5250 Features
Orderable Part Table
ColdFire V2 Core
DMA Controller
SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1
Maximum Clock
Frequency
120 MHz
120 MHz
120 MHz
Table 1. Orderable Part Numbers
196 ball MAPBGA
Package Type
144 pin QFP
144 pin QFP
Temperature Range
-20°C to 70°C
-40°C to 85°C
-20°C to 70°C
Operating
Freescale Semiconductor
Part Status
Lead Free
Lead Free
Lead Free