scf5250 Freescale Semiconductor, Inc, scf5250 Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/2/263/freescale_semiconductor__inc_sml.jpg)
scf5250
Manufacturer Part Number
scf5250
Description
Scf5250 Integrated Coldfire Microprocessor Data Sheet
Manufacturer
Freescale Semiconductor, Inc
Datasheet
1.SCF5250.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
scf5250AG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
scf5250CAG120
Manufacturer:
MOTOLOLA
Quantity:
996
Company:
Part Number:
scf5250CAG120
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
scf5250LAG100
Manufacturer:
Intersil
Quantity:
90
Company:
Part Number:
scf5250LAG100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
scf5250LAG100
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
scf5250PV120
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Electrical Characteristics
32
M1
M2
M3
M4
M5
M6
M7
M8
M9
1.
2.
3.
Num
1
1
2
1
3
1
1
1
1
Num
M1
M2
M3
M4
M5
M6
M7
M8
M9
Note: Output numbers are dependent on the value programmed into the MFDR; an MFDR programmed
with the maximum frequency (MFDR = 0x20) will result in minimum output timings as shown in the above
table. The MBUS interface is designed to scale the actual data transition time to move it to the middle of
the SCL low period. The actual position is affected by the prescale and division values programmed into
the MFDR; however, numbers given in the above table are the minimum values.
Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, the
time required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up
resistor values.
Specified at a nominal 20 pF load.
Table 26. I2C-Bus Output Timing Specifications Between SCL and SDA
Table 25. I2C-Bus Input Timing Specifications Between SCL and SDA
Start Condition Hold Time
Clock Low Period
SCL/SDA Rise Time
(V
Data Hold Time
SCL/SDA Fall Time
(V
Clock High time
Data Setup Time
Start Condition Setup Time
(for repeated start condition only)
Stop Condition Setup Time
Start Condition Hold Time
Clock Low Period
SCL/SDA Rise Time
(VIL= 0.5 V to VIH = 2.4 V)
Data Hold Time
SCL/SDA Fall Time
(VIH= 2.4 V to VIL = 0.5 V)
Clock High time
Data Setup Time
Start Condition Setup Time
(for repeated start condition only)
Stop Condition Setup Time
SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1
IL
IH
= 0.5 V to V
= 2.4 V to V
IH
IL
= 2.4 V)
= 0.5 V)
Characteristic
Characteristic
Min
—
—
note 2
2
8
0
4
0
2
2
Min
10
10
20
10
—
6
7
2
Max
—
—
—
—
—
—
—
1
1
note 2
Max
—
—
—
—
—
—
—
3
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
bus clocks
Freescale Semiconductor
Units
mSec
mSec
nSec
nSec
mSec
Units
nSec