m38039g6hsp Renesas Electronics Corporation., m38039g6hsp Datasheet - Page 28

• Manufacturer Part Number: m38039g6hsp
• Description: Single-chip 8-bit Cmos Microcomputer
• Manufacturer: Renesas Electronics Corporation.

3803 Group (Spec.H QzROM version)
Rev.1.10
REJ03B0166-0110
Fig 20. Structure of interrupt-related registers
b7
b7
b7
b7
0 : No interrupt request issued
1 : Interrupt request issued
0 : Interrupts disabled
1 : Interrupts enabled
Nov 14, 2005
b0
b0
b0
b0
Interrupt request register 1
(IREQ1 : address 003C
Interrupt control register 1
(ICON1 : address 003E
Interrupt edge selection register
Interrupt source selection register
(INTEDGE : address 003A
(INTSEL : address 0039
INT
INT
Serial I/O1 receive interrupt enable bit
Serial I/O1 transmit interrupt enable bit
Timer X interrupt enable bit
Timer Y interrupt enable bit
Timer 1 interrupt enable bit
Timer 2 interrupt enable bit
INT
INT
Not used (returns “0” when read)
INT
INT
INT
INT
Not used (returns “0” when read)
INT
INT
Serial I/O1 receive interrupt request bit
Serial I/O1 transmit interrupt request bit
Timer X interrupt request bit
Timer Y interrupt request bit
Timer 1 interrupt request bit
Timer 2 interrupt request bit
INT
Serial I/O2/Timer Z interrupt source selection bit
Not used (Do not write “1” to these bits.)
INT
Not used (Do not write “1” to this bit.)
CNTR
AD converter/Serial I/O3 transmit interrupt source selection bit
0 : INT
1 : INT
0 : INT
1 : Timer Z interrupt
0 : Serial I/O2 interrupt
1 : Timer Z interrupt
0 : INT
1 : CNTR
0 : CNTR
1 : Serial I/O3 receive interrupt
0 : A/D converter interrupt
1 : Serial I/O3 transmit interrupt
0
1
0
1
0
1
2
3
4
0
0
4
/Timer Z interrupt enable bit
, INT
/Timer Z interrupt request bit
/Timer Z interrupt source selection bit
/CNTR
interrupt enable bit
interrupt request bit
Page 28 of 91
interrupt edge selection bit
interrupt edge selection bit
interrupt edge selection bit
interrupt edge selection bit
interrupt edge selection bit
1
/Serial I/O3 receive interrupt source selection bit
00
01
0
4
4
, INT
, INT
interrupt
interrupt
interrupt switch bit
2
1
2
interrupt
interrupt
interrupt source selection bit
40
41
interrupt
interrupt
16
16
16
)
)
)
16
)
0 : Falling edge active
1 : Rising edge active
0 : Falling edge active
1 : Rising edge active
b7
b7
(Do not write “1” to these bits simultaneously.)
0 : No interrupt request issued
1 : Interrupt request issued
0 : Interrupts disabled
1 : Interrupts enabled
b0
b0
Interrupt request register 2
Interrupt control register 2
(ICON2 : address 003F
(IREQ2 : address 003D
CNTR
CNTR
request bit
Serial I/O2/Timer Z interrupt request bit
INT
INT
INT
AD converter/Serial I/O3 transmit
interrupt request bit
Not used (returns “0” when read)
CNTR
CNTR
enable bit
Serial I/O2/Timer Z interrupt enable bit
INT
INT
INT
AD converter/Serial I/O3 transmit
interrupt enable bit
Not used (returns “0” when read)
(Do not write “1” to this bit.)
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
2
3
4
2
3
4
/CNTR
/CNTR
interrupt request bit
interrupt request bit
interrupt enable bit
interrupt enable bit
0
1
0
1
/Serial I/O3 receive interrupt
/Serial I/O3 receive interrupt
interrupt request bit
interrupt enable bit
2
2
interrupt request bit
interrupt enable bit
16
16
)
)