xr16m780 Exar Corporation, xr16m780 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16m780
Manufacturer Part Number
xr16m780
Description
1.62v To 3.63v High Performance Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16M780.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16m780IB25-F
Manufacturer:
TI/NSC
Quantity:
1 000
Company:
Part Number:
xr16m780IB25-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16m780IL32-F
Manufacturer:
XRT
Quantity:
1 001
Company:
Part Number:
xr16m780IM48-F
Manufacturer:
EXAR
Quantity:
410
Company:
Part Number:
xr16m780IM48-F
Manufacturer:
Exar Corporation
Quantity:
10 000
REV. 1.0.0
LCR[2]: TX and RX Stop-bit Length Select
The length of stop bit is specified by this bit in conjunction with the programmed word length.
LCR[3]: TX and RX Parity Select
Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data
integrity check. See
•
•
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
•
•
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the forced parity format.
•
•
•
Logic 0 = No parity.
Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the
data character received.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
LCR BIT-5 = logic 0, parity is not forced (default).
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to a logical 1 for the transmit and receive
data.
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to a logical 0 for the transmit and receive
data.
Table 10
LCR B
X
0
0
1
1
for parity selection summary below.
IT
BIT-2
-5 LCR B
0
1
1
1.62V TO 3.63V HIGH PERFORMANCE UART WITH 64-BYTE FIFO
X
0
1
0
1
T
ABLE
IT
-4 LCR B
LENGTH
5,6,7,8
W
6,7,8
ORD
10: P
5
0
1
1
1
1
ARITY SELECTION
IT
33
-3
Forced parity to space, LOW
Force parity to mark, HIGH
S
TOP BIT LENGTH
(B
P
1 (default)
ARITY SELECTION
IT TIME
1-1/2
Even parity
Odd parity
No parity
2
(
S
))
XR16M780