xr16c850im Exar Corporation, xr16c850im Datasheet - Page 34

no-image

xr16c850im

Manufacturer Part Number
xr16c850im
Description
Uart With 128-byte Fifos And Infrared Irda Encoder/decoder
Manufacturer
Exar Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
xr16c850im-F
Manufacturer:
TI
Quantity:
418
Part Number:
xr16c850im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16c850imTR-F
Manufacturer:
Exar Corporation
Quantity:
10 000
XR16C850
2.97V TO 5.5V UART WITH 128-BYTE FIFO
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM) enable.
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
MCR[0]: DTR# Output
The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a
general purpose output.
MCR[1]: RTS# Output
The RTS# pin is a modem control output and may be used for automatic hardware flow control by enabled by
EFR bit-6. If the modem interface is not used, this output may be used as a general purpose output.
MCR[2]: OP1# Output/Auto RS485 Control
OP1# is a general purpose output. If Auto RS-485 mode is enabled, this works as the half-duplex direction
control output. See FCTR[3] for more details.
MCR[3]: OP2# or IRQn Enable during PC Mode
OP2# is a general purpose output available during the Intel bus interface mode of operation. In the PC bus
mode, this bit enables the IRQn operation. See PC Mode section and IRQn pin description. The OP2# output
is not available in the PC Mode.
During Intel Bus Mode Operation:
During PC Mode Operation:
See
MCR[4]: Internal Loopback Enable
MCR[5]: Xon-Any Enable
MCR[6]: Infrared Encoder/Decoder Enable
4.7
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers are selected.
Logic 0 = Force DTR# output to a logic 1 (default).
Logic 1 = Force DTR# output to a logic 0.
Logic 0 = Force RTS# output to a logic 1 (default).
Logic 1 = Force RTS# output to a logic 0.
Logic 0 = OP1# output is at logic 1.
Logic 1 = OP1# output is at logic 0.
Logic 0 = Sets OP2# output to a logic 1 (default).
Logic 1 = Sets OP2# output to a logic 0.
Logic 0 = Disable loopback mode (default).
Logic 1 = Enable local loopback mode, see loopback section and
Logic 0 = Disable Xon-Any function (for 16C550 compatibility, default).
Logic 1 = Enable Xon-Any function. In this mode, any RX character received will resume transmit operation.
The RX character will be loaded into the RX FIFO , unless the RX character is an Xon or Xoff character and
the 850 is programmed to use the Xon/Xoff flow control.
Logic 0 = Enable the standard modem receive and transmit input/output interface (default).
Logic 1 = Enable infrared IrDA receive and transmit inputs/outputs. The TX/RX output/input are routed to the
infrared encoder/decoder. The data input and output levels conform to the IrDA infrared interface
requirement. While in this mode, the infrared TX output will be a logic 0 during idle data conditions.
Table 3
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
for more details.
34
Figure
16.
xr
REV. 2.3.1

Related parts for xr16c850im