le24l042cs Sanyo Semiconductor Corporation, le24l042cs Datasheet - Page 9
le24l042cs
Manufacturer Part Number
le24l042cs
Description
Wire Serial Interface Eeprom
Manufacturer
Sanyo Semiconductor Corporation
Datasheet
1.LE24L042CS.pdf
(10 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Application Notes
1) Software reset function
2) Pull-up resistor of SDA pin
R PU maximum resistance
R PU minimum value
Recommended R PU setting
A resistance corresponding to the low-level output
voltage (V OL max) of SANYO’s EEPROM must be set.
R PU minimum value = (V DD − V OL )/I OL
Example: When V DD =2.5V, V OL = 0.4V and I OL = 1mA
R PU minimum value = (2.5V − 0.4)/1mA = 2.1kΩ
R PU maximum value = (V DD - V IH )/I L
Example: When V DD =2.5V and I L = 2μA
R PU maximum value = (2.5V − 2.5V × 0.8)/2μA = 250kΩ
R PU is set to strike a good balance between the operating frequency requirements and power consumption. If it is
assumed that the SDA load capacitance is 50pF and the SDA output data strobe time is 500ns, R PU will be about
R PU = 500ns/50pF = 10kΩ.
The maximum resistance must be set in such a way that the bus potential, which is determined by the sum total (I L )
of the input leaks of the devices connected to the SDA bus and by R PU , can completely satisfy the input high level
(V IH min) of the microcontroller and EEPROM. However, a resistance value that satisfies SDA rise time t R and fall
time t F must be set.
Due to the demands of the I
resistance from several kΩ to several tens of kΩ) without fail. The appropriate value must be selected for this
resistance (R PU ) on the basis of the V IL and I IL of the microcontroller and other devices controlling this product as
well as the V OL –I OL characteristics of the product. Generally, when the resistance is too high, the operating
frequency will be restricted; conversely, when it is too low, the operating current consumption will increase.
Software reset (start condition + 9 dummy clock cycles + start condition), shown in the figure below, is executed in
order to avoid erroneous operation after power-on and to reset while the command input sequence. During the
dummy clock input period, the SDA bus must be opened (set to high by a pull-up resistor). Since it is possible for
the ACK output and read data to be output from the EEPROM during the dummy clock period, forcibly entering H
will result in an overcurrent flow.
Note that this software reset function does not work during the internal write cycle.
SCL
SDA
Start condition
2
C bus protocol function, the SDA pin must be connected to a pull-up resistor (with a
1
2
LE24L042CS
Dummy clock cycle × 9
Master
device
8
I L
9
SDA
Start condition
R PU
C BUS
EEPROM
No.A1440-9/10
I L