msm9225 Oki Semiconductor, msm9225 Datasheet - Page 39

no-image

msm9225

Manufacturer Part Number
msm9225
Description
Can Controller Area Network Controller
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
msm9225B
Manufacturer:
MICREL
Quantity:
6 246
Part Number:
msm9225BGA-2K
Manufacturer:
OKI
Quantity:
5 000
MICROCONTROLLER INTERFACE
There are basically two methods of interfacing to the microcontroller.
Each interface is selected with the Mode0 and Mode1 pins. Refer to the section, PIN
DESCRIPTIONS, "PIN DESCRIPTIONS" for the relation between pin values and interface
selection.
Serial Interface
The transfer timing is indicated in the figure.
Address/data transfers begin when the CS pin is at a "L" level and end when it changes to a "H"
level. Because the MSM9225 has an address increment function, the basic transfer consists of "1
address + multiple data." Therefore, to access a nonconsecutive address, the CS must be first
pulled to a "H" level, and then the address reset.
Perform address/data transfers LSB first, in 8-byte units. During a transfer, an interval (WAIT)
is necessary between address and data and between consecutive data transfers. (Refer to the
section, ELECTRICAL CHARACTERISTICS, for interval values.) Note that the WAIT signal is
only generated during the interval between address and data transfers.
(1) Data write
Data write operations are performed with the follwing procedure.
After setting the CS pin and PRD/SRW pin to "L" levels, input an address to the SDI pin.
Synchronized to the rising edge of synchronous clock SCLK, the MSM9225 captures the address
in an internal register. When 8 SCLK clocks are received, the MSM9225 loads the address into
the internal address counter and waits for data reception.
Next, input data to the SDI pin. An internal register captures data in a similar manner to the
address capture, at the rising edge of SCLK. When 8 bits of data have been captured, the
MSM9225 writes the data to the internal memory or register specified by the address that was
received previously, and then increments the counter by 1. If data is to be written to consecutive
addresses, continue the data transfer. After all data has been transferred, set the CS pin to a "H"
level.
(2) Data read
Data read operations are performed with the following procedure.
After setting the CS pin to a "L" level and the PRD SRW pin to a "H" level, in the same manner
as for the data write operation, input an address to the SDI pin. When 8 SCLK clocks are received,
the MSM9225 loads the address into the internal address counter, reads data from the internal
memory or register specified by the address, latches data into a shift register for data output and
increments the address counter. Then, when SCLK is input, latched data is output from the SDO
pin synchronized to the falling edge of SCLK. At this time, the contents of the data input from
the SDI pin does not matter. If there exists remaining data to be read, input another 8 SCLK
clocks. After all the data (at consecutive addresses) has been read, set the CS pin to a "H" level.
If the count value overflows (exceeds XFh), without changing the upper 4 bits of the address, the
address increment function will reset the count value of the lower 4 bits to 0, and will continue
counting.
¡ Semiconductor
(1) Synchronous serial interface (serial mode)
(2) Parallel bus interface (parallel mode)
MSM9225
39/73

Related parts for msm9225