zl50063 Zarlink Semiconductor, zl50063 Datasheet - Page 56

no-image

zl50063

Manufacturer Part Number
zl50063
Description
16k-channel Digital Switch With High Jitter Tolerance, Single Rate 32mbps , And 32 Inputs And 32 Output
Manufacturer
Zarlink Semiconductor
Datasheet
Non-Multiplexed Microprocessor Port Timing
Note 1:
Note 2:
10
12
11
1
2
3
4
5
6
7
8
9
CS setup from DS falling
R/W setup from DS falling
Address setup from DS falling
CS hold after DS rising
R/W hold after DS rising
Address hold after DS rising
Data setup from DTA Low on Read
Data hold on read
Data setup on write
Data hold on write
Acknowledgment Delay:
Acknowledgment Hold Time
High Impedance is measured by pulling to the appropriate rail with R
C
There must be a minimum of 30ns between CPU accesses, to allow the device to recognize the accesses as separate (i.e., a
minimum of 30ns must separate the de-assertion of DTA (to high) and the assertion of CS and/or DS to initiate the next
access).
Reading/Writing Registers
Reading/Writing Memory
L
.
Characteristics
Zarlink Semiconductor Inc.
t
t
Sym
t
t
t
t
t
t
t
t
t
t
RWS
RWH
WDS
WDH
RDH
CSS
ADS
CSH
ADH
RDS
AKD
AKH
ZL50063
56
Min
12
0
9
9
0
9
9
5
9
9
L
, with timing corrected to cancel time taken to discharge
Typ
Max
4.5
88
80
11
Units
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Memory Read
Register Read
C
C
Note 1
C
C
C
Note 1
Test Conditions
L
L
L
L
L
=60pF, R
=60pF
=60pF, R
=60pF
=60pF
Data Sheet
L
L
=1k,
=1k

Related parts for zl50063