am79q02 ETC-unknow, am79q02 Datasheet - Page 57
![no-image](/images/no-image-200.jpg)
am79q02
Manufacturer Part Number
am79q02
Description
Quad Subscriber Line Audio-processing Circuit Qslac Devices
Manufacturer
ETC-unknow
Datasheet
1.AM79Q02.pdf
(68 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
12
Company:
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
am79q021VC
Manufacturer:
AMD
Quantity:
13 888
Company:
Part Number:
am79q02JC
Manufacturer:
ST
Quantity:
5 510
In the QSLAC device, a coefficient, h
coefficients, each being made up of 4 bits and formatted
as Cxy mxy, where Cxy is 1 bit (MSB) and mxy is 3 bits.
Each CSD coefficient is broken down as follows:
Cxy
mxy
000:
001:
010:
011:
100:
101:
110:
111:
y
x is the position of this CSD coefficient within the h
coefficient. The most significant binary 1 is represented
by x = 1. The next most significant binar y 1 is
represented by x = 2, and so on.
Thus, C13 m13 represents the sign and the relative
shift position for the first (most significant) binary 1 in
the 4th (h
The number of CSD coefficients, N, is limited to 4 in
the GR, GX, R, X, and Z filters; 4 in the IIR part of the
B filter; 3 in the FIR part of the B filter; and 2 in the
post-gain factor of the Z-IIR filter. The GX filter
coefficient equation is slightly different from the other
filters.
Please refer to the section detailing the commands for
complete details on programming the coefficients.
is the sign bit (0 = positive, 1 = negative).
is the 3-bit shift code. It is encoded as a binary
number as follows:
0 shifts
1 shifts
2 shifts
3 shifts
4 shifts
5 shifts
6 shifts
7 shifts
is the coefficient number (the i in h
3
) coefficient.
h
iGX
=
1
+
h
i
i
, consists of N CSD
i
Equation 8
).
SLAC Products
i
User Test States and Operating Conditions
The QSLAC device supports testing by providing test
states and special operating conditions as shown in
Figure 9 (see Operating Conditions register).
Cutoff Transmit Path (CTP): When CTP = 1, DX and
TSC are high impedance and the transmit time slot
does not exist. This state takes precedence over the
TSA Loopback (TLB) and Full Digital Loopback (FDL)
states.
Cutoff Receive Path (CRP): When CRP = 1, the
receive signal is forced to 0 just ahead of the low pass
filter (LPF) block. This state also blocks Full Digital
Loopback (FDL), the 1 kHz receive tone, and the B-
filter path.
High Pass Filter Disable (HPF): When HPF = 1, all
of the high pass and notch filters in the transmit path
are disabled.
Lower Receive Gain (LRG): When LRG = 1, an extra
6.02 dB of loss is inserted into the receive path.
Arm Transmit Interrupt (ATI) and Read Transmit
PCM Data: The read transmit PCM data command,
Command 47, can be used to read transmit PCM data
through the microprocessor interface. If the ATI bit is
set, an interrupt will be generated whenever new
transmit data appears in the channel and will be
cleared when the data is read. When combined with
Tone Generation and Loopback states, this allows the
microprocessor to test channel integrity.
TSA Loopback (TLB): When TLB = 1, data from the
TSA receive path is looped back to the TSA transmit
path. Any other data in the transmit path is overwritten.
Full Digital Loopback (FDL): When FDL = 1, the
VOUT output is turned off and the analog output volt-
age is routed to the input of the receive path, replacing
the voltage from VIN. The AISN path is temporarily
turned off. This test state can also be entered by writ-
ing the code 10000 into the AISN register.
1 kHz Receive Tone (TON): When TON = 1, a 1 kHz
digital milliwatt is injected into the receive path,
replacing any receive signal from the TSA.
57