am42bds6408g Meet Spansion Inc., am42bds6408g Datasheet - Page 86

no-image

am42bds6408g

Manufacturer Part Number
am42bds6408g
Description
64 Mbit 4 M ? 16-bit Cmos 1.8 Volt-only, Simultaneous Operation, Burst Mode Flash Memory And 8 Mbit 512 K ? 16-bit Static Ram Preliminary
Manufacturer
Meet Spansion Inc.
Datasheet
SRAM AC CHARACTERISTICS
Notes:
1. UB#s and LB#s controlled.
2. t
3. t
4. t
5. A write occurs during the overlap (t
84
asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A
write ends at the earliest transition when CE1#s goes high and WE# goes high. The t
to the end of write.
CW
WR
AS
is measured from the address valid to the beginning of write.
is measured from CE1#s going low to the end of write.
is measured from the end of write to the address change. t
CE1#s
CE2s
Address
UB#s, LB#s
WE#
Data In
Data Out
Figure 51. SRAM Write Cycle—UB#s and LB#s Control
A D V A N C E
WP
) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when
High-Z
(See Note 4)
t
AS
Am42BDS6408H
I N F O R M A T I O N
WR
(See Note 2)
t
CW
t
applied in case a write ends as CE1#s or WE# going high.
t
AW
WC
(See Note 5)
t
t
CW
(See Note 2)
BW
t
WP
t
DW
Data Valid
WP
t
is measured from the beginning of write
WR
t
DH
(See Note 3)
High-Z
October 23, 2003

Related parts for am42bds6408g