ic42s32200 ETC-unknow, ic42s32200 Datasheet - Page 2

no-image

ic42s32200

Manufacturer Part Number
ic42s32200
Description
512k X 32 Bit X 4 Banks 64-mbit Sdram
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ic42s32200-6T
Manufacturer:
ESS
Quantity:
78
Part Number:
ic42s32200-6T
Manufacturer:
ICSI
Quantity:
5 000
Part Number:
ic42s32200-6TG
Manufacturer:
ICSI
Quantity:
1 000
Part Number:
ic42s32200-6TG
Manufacturer:
ICSI
Quantity:
20 000
Part Number:
ic42s32200-7BG
Manufacturer:
PANASINIC
Quantity:
319
Part Number:
ic42s32200-7BG
Manufacturer:
ICSI
Quantity:
1 000
Part Number:
ic42s32200-7BG
Manufacturer:
ICSI
Quantity:
20 000
Part Number:
ic42s32200-7T
Manufacturer:
ICSI
Quantity:
3 000
Part Number:
ic42s32200-7T
Manufacturer:
ICSI
Quantity:
3 000
Part Number:
ic42s32200-7T
Manufacturer:
LAT
Quantity:
5 380
IC42S32200
IC42S32200L
512K Words x 32 Bits x 4 Banks (64-MBIT)
SYNCHRONOUS DYNAMIC RAM
FEATURES
· Concurrent auto precharge
· Clock rate:166/143/125 MHz
· Fully synchronous operation
· Internal pipelined architecture
· Four internal banks (512K x 32bit x 4bank)
· Programmable Mode
· Burst stop function
· Individual byte controlled by DQM0-3
· Auto Refresh and Self Refresh
· 4096 refresh cycles/64ms
· Single +3.3V ±0.3V power supply
· Interface:LVTTL
· Package:400 x 875 mil,86 Pin TSOP-2,0.50mm Pin
· Pb-free package is available.
ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors
which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.
2
-CAS#Latency:2 or 3
-Burst Length:1,2,4,8,or full page
-Burst Type:interleaved or linear burst
-Burst-Read-Single-Write
Pitch and 11x13mm, 90 Ball BGA, Ball pitch 0.8mm
DESCRIPTION
The ICSI IC42S32200 and IC42S32200L is a high-speed
CMOS configured as a quad 512K x 32 DRAM with a
synchronous interface (all signals are registered on the
positive edge of the clock signal,CLK).
Each of the 512K x 32 bit banks is organized as 2048 rows
by 256 columns by 32 bits.Read and write accesses start
at a selected locations in a programmed sequence.
Accesses begin with the registration of a BankActive
command which is then followed by a Read or Write
command
The ICSI IC42S32200 and IC42S32200L provides for
programmable Read or Write burst lengths of 1,2,4,8,or
full page, with a burst termination operation. An auto
precharge function may be enable to provide a self-timed
row precharge that is initiated at the end of the burst
sequence.The refresh functions,either Auto or Self
Refresh are easy to use.
By having a programmable mode register,the system
can choose the most suitable modes to maximize its
performance.
These devices are well suited for applications requiring
high memory bandwidth.
Integrated Circuit Solution Inc.
DR036-0D 02/04/2005

Related parts for ic42s32200