hys64t32000hm-5-a Infineon Technologies Corporation, hys64t32000hm-5-a Datasheet
hys64t32000hm-5-a
Related parts for hys64t32000hm-5-a
hys64t32000hm-5-a Summary of contents
Page 1
... HYS64T32000HM–[3S/3.7/5]–A HYS64T64020HM–[3S/3.7/5]–A 214-Pin Micro-DIMM-DDR2-SDRAM Modules MDIMM DDR2 SDRAM RoHS Compliant ...
Page 2
Edition 2005-10 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany Infineon Technologies AG 2005. © All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as a guarantee of ...
Page 3
... HYS64T32000HM–[3S/3.7/5]–A HYS64T64020HM–[3S/3.7/5]–A Revision History: 2005-10, Rev. 1.1 Previous Version: 1.0, 2004-10 Page Subjects (major changes since last revision) all Added -3S We Listen to Your Comments Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. ...
Page 4
... ODT AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 3.4 I Specifications and Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28 DD 3.4.1 I Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 DD 3.4.2 On Die Termination (ODT) Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 4 SPD Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35 5 Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 6 Product Type Nomenclature (DDR2 DRAMs and DIMMs Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 4 Table of Contents Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 5
... European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. Data Sheet HYS64T32000HM–[3S/3.7/5]–A HYS64T64020HM–[3S/3.7/5]–A • Burst Refresh, Distributed Refresh and Self Refresh • ...
Page 6
... Product Type Speed Code Speed Grade Max. Clock Frequency Min. RAS-CAS-Delay Min. Row Precharge Time Min. Row Active Time Min. Row Cycle Time Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules –3.7 PC2–4200 4–4–4 f @CL5 266 CK5 f @CL4 ...
Page 7
... PC2–3200M–333–11–A1 2 ranks, Non-ECC HYS64T64020HM–5–A 1) All part numbers end with a place code, designating the silicon die revision. Example: HYS64T32000HM–3.7–A, indicating Rev. “A” dies are used for DDR2 SDRAM components. For all INFINEON DDR2 module and component nomenclature see Chapter 6 of this data sheet. 2) The Compliance Code is printed on the module label and describes the speed grade, for example “ ...
Page 8
... Organization 256 MByte 32M 64 512 MByte 64M 64 Table 5 Components on Modules 2) Product Type DRAM Components HYS64T32000HM HYB18T512160AF HYS64T64020HM HYB18T512160AF 1) For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet. 2) Green Product Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A ...
Page 9
... DIMM when both inputs are high. When S is HIGH, all register outputs (except CK, ODT and Chip select) remain in the previous state. 2. 2-rank module Not Connected Note: 1-rank module 9 Micro-DIMM DDR2 SDRAM Modules Pin Configuration and Block Diagrams Table 6 (214 pins). The Table 7 and Table 8 respectively ...
Page 10
... SSTL precharged regardless of the state of BA[1:0] inputs LOW, then BA[1:0] are used to define which bank to SSTL precharge. SSTL SSTL Address Input 13 Note: Modules based component – Not Connected Note: Modules based on 16 component 10 Pin Configuration and Block Diagrams Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 11
... DQ33 I/O 73 DQ34 I/O 74 DQ35 I/O 174 DQ36 I/O 175 DQ37 I/O 179 DQ38 I/O Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Buffer Function Type SSTL Data Bus 0:38 SSTL Note: Data Input/Output pins SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL SSTL ...
Page 12
... SDRAM and is sent at the leading edge of the data window. SSTL DQS signals are complements, and timing is relative to the SSTL crosspoint of respective DQS and DQS. If the module operated in single ended strobe mode, all DQS signals SSTL must be tied on the system board to SSTL mode registers programmed appropriately ...
Page 13
... Write mode, DM operates as a byte mask by allowing input SSTL data to be written LOW but blocks the write operation SSTL HIGH. In Read mode, DM lines have no effect. SSTL Note: 8 based module SSTL SSTL SSTL CMOS Serial Bus Clock Note: This signal is used to clock data into and out of the SPD EEPROM ...
Page 14
... AI Input. Analog levels. PWR Power GND Ground NC Not Connected Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Buffer Function Type – Ground Plane Note: Power and ground for the DDR SDRAM SSTL On-Die Termination Control 1:0 SSTL Note: Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the DDR2 SDRAM mode register ...
Page 15
... Serial Stub Terminated Logic (SSTL_18) CMOS CMOS Levels OD Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Pin Configuration and Block Diagrams 15 Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 16
... Figure 1 Pin Configuration for Two-Piece Mezzanine Socket on MDIMM (214 pins) Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Pin Configuration and Block Diagrams 16 Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 17
... Block Diagrams Figure 2 Block Diagram Raw Card A Micro-DIMM ( 64, 2 Ranks, 16) Notes 1. DQ, DQS, DM resistors are 22 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 2. S0,S1, BAn, An, RAS, CAS, WE, ODTO, ODT1, CKEO, CKE1 resistors are Pin Configuration and Block Diagrams 5 % Rev. 1.1, 2005-10 ...
Page 18
... Block Diagram Raw Card B Micro-DIMM (x64, 1 Rank, x16) Notes 1. DQ, DQS, DM resistors are 22 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 2. S0, BAn, An, RAS, CAS, WE, ODTO, CKEO resistors are Load matching Capacitors on BA0 - BA1 An, RAS, CAS, WE, with 8 pF ...
Page 19
... Above 85 °C DRAM Case Temperature the Auto-Refresh command interval has to be reduced to 4) Self-Refresh period is hard-coded in the DRAMs and therefore it is imperative that the system ensures the DRAM is below 85 °C Case Temperature before initiating Self-Refresh operation 3000 m. Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Symbol Values Min. Max. V ...
Page 20
... 70000 45 RAS t 60 — — 15 RCD t 15 — stabilizes. During the period before REF Micro-DIMM DDR2 SDRAM Modules Electrical Characteristics Unit Max. 1 DDQ DDQ 3 0.3 V DDQ V – 0.125 V REF DDQ DDR2–400B Unit – ...
Page 21
... OCD drive mode output delay Data output hold time from DQS Data hold skew factor Average periodic refresh Interval Auto-Refresh to Active/Auto-Refresh command period Read preamble Read postamble Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Electrical Characteristics Symbol DDR2-667 Min. Max. t –450 +450 ...
Page 22
... DQ output access time from CAS A to CAS B command period CK, CK high-level width CKE minimum high and low pulse width CK, CK low-level width Auto-Precharge write recovery + precharge time Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Symbol DDR2-667 Min. t 7.5 RRD ...
Page 23
... Read postamble Active bank A to Active bank B command period Internal Read to Precharge command delay Write preamble Write postamble Write recovery time for write without Auto- Precharge Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Symbol DDR2–533 Min. Max ...
Page 24
... DQ and DM input hold time (single-ended strobe) DQ and DM input pulse width (each input) DQS output access time from DQS input low (high) pulse width (write cycle) Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Symbol DDR2–533 Min ...
Page 25
... Exit Self-Refresh to Read command 1) For details and notes see the relevant INFINEON component data sheet 1.8 V ± 0 1.8 V ± 0.1 V. See notes DDQ DD Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Electrical Characteristics Symbol DDR2-400 Min. Max. t — 350 DQSQ t – ...
Page 26
... CASE °C 95 °C CASE 10) x4 & x8 11) x16 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules V stabilizes. During the period before REF V . See Chapter 8 for the reference load for timing measurements Electrical Characteristics V V stabilizes, CKE = 0.2 x ...
Page 27
... ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Values Min. Max. ...
Page 28
... Other control and address inputs are STABLE, CK CK.MIN mA. OUT interval, CKE is HIGH HIGH between valid RFC RFC.MIN interval, CKE is LOW and CS is HIGH between valid RFC REFI 28 Micro-DIMM DDR2 SDRAM Modules Electrical Characteristics , CKE is HIGH HIGH RC.MIN RAS RAS.MIN ...
Page 29
... EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH. 5) For two rank modules: for all active current measurements the other rank is in Precharge Power-Down Mode 6) For details and notes see the relevant INFINEON component data sheet ...
Page 30
... The other rank is in Precharge Power-Down Standby Current mode DD2P I 3) Both ranks are in the same mode DD 4) Values for 0 ° °C CASE Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Electrical Characteristics Unit 512MB 2 Ranks 64 –3S Max. 380 mA 440 mA 400 ...
Page 31
... The other rank is in Precharge Power-Down Standby Current mode DD2P 3) Both ranks are in the same I mode Values for 0 °C 85 °C CASE Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 256 MB 512 MB 1 Rank 2 Ranks 64 64 –3.7 –3.7 Max. Max. 320 340 ...
Page 32
... Precharge Power-Down Standby Current mode DD2P I 3) Both ranks are in the same mode DD 4) Values for 0 ° °C CASE Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 256 MB 512 MB 1 Rank 2 Ranks 64 64 –5 –5 Max. Max. 280 ...
Page 33
... Auto-Refresh to Active / Auto- Refresh command period Average periodic Refresh interval 1) 4 & KByte page size KByte page size); not on 256M component Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules Table 23 Symbol –3S –3.7 DDR2–667D DDR2–533C CL 5 ...
Page 34
... Note: For power consumption calculations the ODT duty cycle has to be taken into account Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules current consumption for any terminated input pin, depends on the input pin is in tri-state or driving long a ODT is enabled during a given period of time. ...
Page 35
... SPD Codes This chapter lists all hexadecimal byte values stored in the EEPROM of the products described in this data sheet. SPD stands for serial presence detect. All values with XX in the table are module specific bytes which are defined during production. List of SPD Code Tables • ...
Page 36
... DS.MIN t 35 [ns] DH.MIN t 36 [ns] WR.MIN t 37 [ns] WTR.MIN Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 256MB 512MB 256MB 512MB 256MB 512MB Rank 2 1 Rank 2 ( 16) Ranks ( 16) Ranks ( 16) ( 16) PC2– PC2– PC2– PC2– ...
Page 37
... Delta (DT2Q, RDIMM Sign (DT4R4W Micro-DIMM DDR2 SDRAM Modules Rank 2 1 Rank Ranks ( 16) Ranks ( 16) ( 16) ( 16) PC2– PC2– PC2– PC2– 5300M 4200M 4200M 3200M –555 – ...
Page 38
... Product Type, Char 7 80 Product Type, Char 8 81 Product Type, Char 9 82 Product Type, Char 10 83 Product Type, Char 11 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 256MB 512MB 256MB 512MB 256MB 512MB Rank 2 1 Rank 2 ( 16) Ranks ...
Page 39
... Product Type, Char 18 91 Module Revision Code 92 Test Program Revision Code 93 Module Manufacturing Date Year 94 Module Manufacturing Date Week Module Serial Number 99 - 127 Not used Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 256MB 512MB 256MB 512MB 256MB 512MB ...
Page 40
... Package Outlines Figure 4 Package Outline Raw Card A L-DIM-214-1 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 40 Package Outlines Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 41
... Figure 5 Package Outline Raw Card B L-DIM-214-2 Data Sheet HYS64T[32/64]0[0/2]0HM–[3S/3.7/5]–A Micro-DIMM DDR2 SDRAM Modules 41 Package Outlines Rev. 1.1, 2005-10 03242004-2CBE-IJ2X ...
Page 42
... Product Type Nomenclature (DDR2 DRAMs and DIMMs) Infineon’s nomenclature uses simple coding combined with some proprietary coding. for module and component product type number as well as the field number. The detailed field description together with possible values and coding explanation is listed for modules in ...
Page 43
Published by Infineon Technologies AG ...