ppc405ex Applied Micro Circuits Corporation (AMCC), ppc405ex Datasheet - Page 11
ppc405ex
Manufacturer Part Number
ppc405ex
Description
Powerpc 405ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.PPC405EX.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ppc405ex-NSA400T
Manufacturer:
AMCC
Quantity:
475
Company:
Part Number:
ppc405ex-NSC400T
Manufacturer:
AMCC
Quantity:
6 728
Company:
Part Number:
ppc405ex-NSD600T
Manufacturer:
AMCC/10
Quantity:
4 166
Company:
Part Number:
ppc405ex-SPC533T
Manufacturer:
AMCC
Quantity:
299
Company:
Part Number:
ppc405exR-CPC400T
Manufacturer:
IR
Quantity:
4 400
Part Number:
ppc405exR-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
PPC405EX – PowerPC 405EX Embedded Processor
independent set of registers needed for data transfer: a control register, a source address register, a destination
address register, and a transfer count register.
Features include:
USB 2.0 OTG Interface
One USB 2.0 On-the-Go (OTG) controller that can be configured as either a Host or Device port.
Features include:
DDR1/2 SDRAM Controller
The Double Data Rate 1/2 (DDR1/2) SDRAM memory controller supports industry standard discrete devices that
are compatible with both the DDR1 or DDR2 specifications. The correct I/O supply voltage must be provided for the
two types of DDR devices: DDR1 devices require +2.5V and DDR2 devices require +1.8V.
Global memory timings, address and bank sizes, and memory addressing modes are programmable.
Features include:
AMCC Proprietary
• Memory-to-memory transfers
• Buffered memory-to-peripheral transfers
• Buffered peripheral-to-memory transfers
• Four independent DMA channels
• Scatter/gather capability for dynamically programming multiple DMA transfers
• Programmable address increment or decrement
• Internal data buffering
• Can transfer data to/from any PLB slave, including the external bus
• Low- (Host only), Full- and High-Speed support
• Internal DMA to optimize performance and offload the CPU
• Up to two IN/OUT Endpoints in Device mode (one can be isochronous)
• Supports maximum packet size of 1024B (isochronous) and 512B (bulk)
• Support for isochronous traffic
• Three packets per microframe (24MB/s throughput)
• Eight KB buffer
• ULPI SDR interface
• 16- or 32-bit memory interface
• Optional 8-bit error checking and correcting (ECC)
• 1.6-GB/s peak data rate
• Two memory banks of up to 1 GB each
• Maximum capacity of 2GB
• Support for one memory bank of 2GB with CAS latencies of 2, 2.5, or 3 for DDR1 interface, or 2, 3, 4, 5, 6, or 7
• Clock frequencies from 133MHz (266Mbps) to 200MHz (400Mbps) supported
• Page mode accesses (up to 16 open pages) with configurable paging policy
• Programmable address mapping and timing
• Software initiated self-refresh
• Power management (self-refresh, suspend)
• Two regions (two chip selects, one clock driver)
for DDR2 interface
(Faster parts may be used, but must be clocked no faster than 200MHz)
Preliminary Data Sheet
Revision 1.21 - July 9, 2008
11