ppc405ex Applied Micro Circuits Corporation (AMCC), ppc405ex Datasheet - Page 43

no-image

ppc405ex

Manufacturer Part Number
ppc405ex
Description
Powerpc 405ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ppc405ex-NSA400T
Manufacturer:
AMCC
Quantity:
475
Part Number:
ppc405ex-NSC400T
Manufacturer:
AMCC
Quantity:
6 728
Part Number:
ppc405ex-NSD600T
Manufacturer:
AMCC/10
Quantity:
4 166
Part Number:
ppc405ex-SPC533T
Manufacturer:
AMCC
Quantity:
299
Company:
Part Number:
ppc405ex-SSC533T
Quantity:
19
Part Number:
ppc405exR-CPC400T
Manufacturer:
IR
Quantity:
4 400
Company:
Part Number:
ppc405exR-NPD400T
Quantity:
300
Part Number:
ppc405exR-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
PPC405EX – PowerPC 405EX Embedded Processor
Table 6. Signal Functional Description (Sheet 5 of 7)
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 38 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 38 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull up or pull down as required.
AMCC Proprietary
NAND Flash Interface
NFALE
NFCE0
NFCE1:3
NFCLE
NFData00:15
NFRdyBusy
NFRE
NFWE
DDR1/2 SDRAM Interface
MemData00:31
MemAddr00:14
RAS
CAS
MemClkEn
MemClkOut0
MemClkOut0
MemFBD
MemFBR
MemODT0:1
DM0:4
DQS0:4
BA0:2
BankSel0:1
ECC0:7
WE
Signal Name
Address latch enable.
Chip select 0.
Chip selects 1:3.
Command latch enable.
Data Bus
Read/Busy. If low, indicates that Read/Erase command is in process.
If high, indicates that the command is complete.
Read enable.
Write enable.
Memory data.
Memory address.
Row address strobe.
Column address strobe.
Clock enable.
Differential DDR SDRAM clock output.
Feedback driver. Connect directly to MemFBR with the minimum
trace length.
Feedback receiver. Connect externally to MemFBD.
On-die termination.
Write data byte lane mask. DM4 is the byte lane mask for the ECC
byte lane.
Byte lane strobe. DQS4 is the strobe for the ECC lane.
Bank address for up to eight banks.
Bank select for up to two SDRAM memory banks.
ECC check bit byte.
Write enable.
Description
Preliminary Data Sheet
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
Revision 1.21 - July 9, 2008
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
SSTL2 Dr/Rcv
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
2.5V (1.8V)
Type
Notes
1
43

Related parts for ppc405ex