ppc405cr Applied Micro Circuits Corporation (AMCC), ppc405cr Datasheet - Page 23

• Manufacturer Part Number: ppc405cr
• Description: Powerpc 405cr Embedded Processor
• Manufacturer: Applied Micro Circuits Corporation (AMCC)

PPC405CR – PowerPC 405CR Embedded Processor
Table 6. Signal Functional Description (Sheet 1 of 5)
Multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball.
Notes:
1. Receiver input has hysteresis.
2. Must pull up. See “Pull-Up and Pull-Down Resistors” on page 21 for recommended termination values.
3. Must pull down. See “Pull-Up and Pull-Down Resistors” on page 21 for recommended termination values.
4. If not used, must pull up.
5. If not used, must pull down.
6. Strapping input during reset; pull-up or pull-down required.
7. Pull-up may be required. See “External Bus Control Signals” on page 22.
AMCC
SDRAM Interface
External Slave Peripheral Interface
MemClkOut0:1
MemData0:31
MemAddr12:0
Signal Name
PerData0:31
PerAddr0:31
PerWBE0:3
BankSel0:3
PerPar0:3
ClkEn0:1
DQM0:3
DQMCB
ECC0:7
PerWE
BA0:1
RAS
CAS
WE
Memory Data bus.
Notes:
1. MemData0 is the most significant bit (msb).
2. MemData31 is the least significant bit (lsb).
Memory Address bus.
Notes:
1. MemAddr12 is the most significant bit (msb).
2. MemAddr0 is the least significant bit (lsb).
Bank Address supporting up to four internal banks.
Row Address Strobe.
Column Address Strobe.
DQM for byte lanes 0 (MemData0:7),
DQM for ECC check bits.
ECC check bits 0:7.
Select up to four external SDRAM banks.
Write Enable.
SDRAM Clock Enable.
Two copies of an SDRAM clock allows, in some cases, glueless
SDRAM attach without requiring this signal to be repowered by a PLL
or zero-delay buffer.
Peripheral data bus used by PPC405CR when not in external master
mode, otherwise used by external master.
Note: PerData0 is the most significant bit (msb) on this bus.
Peripheral address bus used by PPC405CR when not in external
master mode, otherwise used by external master.
Note: PerAddr0 is the most significant bit (msb) on this bus.
Peripheral byte parity signals.
As outputs, these pins can act as byte-enables which are valid for an
entire cycle or as write-byte-enables which are valid for each byte on
each data transfer, allowing partial word transactions. As outputs,
pins are used by either peripheral controller or the DMA controller
depending upon the type of transfer involved. Used as inputs when
external bus master owns the external interface.
Peripheral write enable. Active when any of the four PerWBE0:3
signals are active.
1 (MemData8:15),
2 (MemData16:23), and
3 (MemData24:31).
Description
Revision 1.02 – January 11, 2005
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
O
O
O
O
O
O
O
O
O
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
3.3V LVTTL
5V tolerant
5V tolerant
5V tolerant
5V tolerant
5V tolerant
Type
Data Sheet
Notes
1, 7
1
1
1
23