hcts193ms Intersil Corporation, hcts193ms Datasheet
hcts193ms
Related parts for hcts193ms
hcts193ms Summary of contents
Page 1
... The HCTS193MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radiation hardened, high-speed, CMOS/SOS Logic Family. The HCTS193MS is supplied lead Ceramic flatpack (K suffi SBDIP Package (D suffix). Ordering Information PART NUMBER ...
Page 2
... CPU FF0 CPD 8 GND 16 VCC 3 Q0 FUNCTION CLOCK UP Count Up Count Down H Reset X Load Preset Inputs High Level Low Level Immaterial, HCTS193MS FF1 FF2 TRUTH TABLE CLOCK DOWN H ...
Page 3
... VCC = 4.5V, VIH = 2.25V, Functional Test VIL = 0.8V (Note 2) NOTES: 1. All voltages reference to device GND. 2. For functional tests VO 4.0V is recognized as a logic “1”, and VO Specifications HCTS193MS Reliability Information Thermal Resistance SBDIP Package 10mA Ceramic Flatpack Package . . . . . . . . . . . 25mA Maximum Package Power Dissipation at +125 SBDIP Package ...
Page 4
... TSU VCC = 4. Hold Time TH VCC = 4. Hold Time CPD to TH VCC = 4.5V CPU or CPU to CPD Pulse Width TW VCC = 4.5V CPU to CPD Pulse Width PL TW VCC = 4.5V Specifications HCTS193MS GROUP (NOTES SUB- CONDITIONS GROUPS TEMPERATURE 9 10, 11 +125 9 10, 11 +125 9 10, 11 +125 9 10, 11 ...
Page 5
... VCC = 4. TPHL VCC = 4.5V NOTES: 1. All voltages referenced to device GND measurements assume RL = 500 , CL = 50pF, Input 3ns, VIL = GND, VIH = 3V. 3. For functional tests VO 4.0V is recognized as a logic “1”, and VO Specifications HCTS193MS CONDITIONS NOTES TEMPERATURE 1 1 +125 1 1 +125 ...
Page 6
... Each pin except VCC and GND will have a resistor of 10K 2. Each pin except VCC and GND will have a resistor of 1K OPEN 12, 13 NOTE: Each pin except VCC and GND will have a resistor of 47K E, Subgroup 2, sample size is 4 dice/wafer 0 failures. Specifications HCTS193MS GROUP B SUBGROUP 5 5 TABLE 6. APPLICABLE SUBGROUPS ...
Page 7
... Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (321) 724-7000 FAX: (321) 724-7240 HCTS193MS 100% Interim Electrical Test 1 (T1) 100% Delta Calculation (T0-T1) 100% Static Burn-In 2, Condition hrs. min., o +125 C min., Method 1015 ...
Page 8
... FIGURE 5. SETUP AND HOLD TIMES DATA TO PARALLEL LOAD (PL) AC Timing Diagrams AC VOLTAGE LEVELS PARAMETER HCTS VCC 4.50 VIH 3.00 VS 1.30 VIL 0 GND 0 HCTS193MS INPUT LEVEL VS CPU OR CPD VS TPHL TPLH TCU OR TCD VS FIGURE 2. CLOCK TO TERMINAL COUNT DELAYS INPUT LEVEL MR INPUT LEVEL VS TREC INPUT CPU OR CPD ...
Page 9
... Metallization Mask Layout Q0(3) CPD(4) CPU(5) Q2(6) Q3(7) NOTE: The die diagram is a generic plot from a similar HCS device intended to indicate approximate die size and bond pad location. The mask series for the HCTS193 is TA14451A. HCTS193MS HCTS193MS Q1 P1 VCC (2) (1) (16) (8) (9) (10) ...