as4c256k16fo Alliance Memory, Inc, as4c256k16fo Datasheet - Page 2

no-image

as4c256k16fo

Manufacturer Part Number
as4c256k16fo
Description
5v 256k X 16 Cmos Dram Fast Page Mode
Manufacturer
Alliance Memory, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
as4c256k16fo-50JC
Manufacturer:
ALLIANCE
Quantity:
1 000
Part Number:
as4c256k16fo-50JC
Manufacturer:
ALLIANCE
Quantity:
1 000
Part Number:
as4c256k16fo-50JC
Manufacturer:
ALLIANCE
Quantity:
568
Part Number:
as4c256k16fo-50JI
Manufacturer:
ALLIANCE
Quantity:
6 820
Part Number:
as4c256k16fo-50JI
Manufacturer:
ALLIANCE
Quantity:
6 820
Functional description
The AS4C256K16FO is a high-performance 4 megabit CMOS Dynamic Random Access Memory (DRAM) device organized as
262,144 words × 16 bits. The AS4C256K16FO is fabricated with advanced CMOS technology and designed with innovative
design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels.
The AS4C256K16FO features a high-speed page mode operation in which high speed read, write and read-write are performed
on any of the 512 16 bits defined by the column address. The asynchronous column address uses an extremely short row
address capture time to ease the system-level timing constraints associated with multiplexed addressing. Output is tri-stated by a
column address strobe (CAS) which acts as an output enable independent of RAS. Very fast CAS to output access time eases
system design.
Refresh on the 512 address combinations of A0–A8 during an 8 ms period is accomplished by performing any of the following:
• RAS-only refresh cycles
• Hidden refresh cycles
• CAS-before-RAS refresh cycles
• Normal read or write cycles
• Self-refresh cycles.
The AS4C256K16FO is available in standard 40-pin plastic SOJ and 44-pin TSOP II packages compatible with widely available
automated testing and insertion equipment. System level features include single power supply of 5V ± 10% tolerance and direct
interface with TTL logic families.
Logic block diagram
Recommended operating conditions
* Self-refresh option is available for new generation device only. Contact Alliance for more information.
Supply voltage
Input voltage
RAS
UCAS
LCAS
WE
4/11/01; V.0.9.1
WE clock
generator
RAS clock
generator
CAS clock
generator
Parameter
*
GND
V
CC
A0
A1
A2
A3
A4
A5
A6
A7
A8
Alliance Semiconductor
Symbol
GND
V
V
V
CC
IH
IL
®
Column decoder
–1.0
Min
512 512 16
4.5
0.0
2.4
(4,194,304)
Sense amp
array
Typ
5.0
0.0
buffer
Data
I/O
bias generator
Substrate
I/O0 to I/O15
OE
V
AS4C256K16FO
CC
Max
5.5
0.0
0.8
+ 1
P. 2 of 25
Unit
V
V
V
V

Related parts for as4c256k16fo