lv4912gp Sanyo Semiconductor Corporation, lv4912gp Datasheet
lv4912gp
Related parts for lv4912gp
lv4912gp Summary of contents
Page 1
... Ordering number : ENA1173 LV4912GP Overview The LV4912GP is analog input type digital power amplifier with 2W × 1 channel. By using an original feed back technology, it improves sound quality through it is class-D power amplifier and the LC filter in the output stage can be deleted as application. Features • Enabling output LC filter-less. ...
Page 2
... Package Dimensions unit : mm (typ) 3322 SIDE VIEW TOP VIEW 3.5 (C0.116) SIDE VIEW 0.25 SANYO : VCT24(3.5X3.5)X01 LV4912GP Symbol Conditions VD Externally applied voltage Pd max Mounted on a board * Topr Tstg Symbol Conditions ...
Page 3
... LV4912GP customer bread board rev.1.0 Size : 40mm × 50mm × 1.6mm Pattern LV4912GP Pd max -- Ta 1.2 Specified board : 40 × 50 × 1.6mm glass epoxy Specified board 1 0.8 0.6 0.4 Independent IC 0.2 0 – Ambient temperature, Ta – °C Top Layer Bottom Layer 3 0.6 0. 100 No.A1173-3/11 ...
Page 4
... PRE_GND 1µ RECEIVER C4 C5 1µF STBY 0-5V SEQUENCE MUTE 0-5V MUTECAP BIASCAP C6 C7 1µF 1µF LV4912GP Application ( 4Ω) Part List Parts Name Part MUTE C6 C BIASCAP L1 C8, C9, C10 Pin Assignments NC PRE_VD ...
Page 5
... No connection connection 10 BIASCAP O Internal power supply decoupling capacitor connection 11 No connection NC 12 MUTECAP O Mute capacitor connection MUTE 13 I Mute control pin LV4912GP Description GND 13 Equivalent Circuit VD 300Ω 30kΩ VBIAS GND VD 300Ω 30kΩ VBIAS GND VD 100kΩ ...
Page 6
... TEST2 Test pin 17 PWR_VD Power supply pin connection connection connection 21 OUT- O Output pin, minus 22 PWR_GND Power ground OUT + 23 O Output pin, plus connection LV4912GP Description 14 VD GND VD GND Equivalent Circuit VD 100kΩ 200kΩ GND 21 23 No.A1173-6/11 ...
Page 7
... ON Time and OFF Time when P.4 the application circuit is used. (1) Power On sequence The ON Time should secure more than 150msec for reduction of the popping noise. STBY Internal power supply MUTE MUTECAP Output pin LV4912GP STBY pin (pin 14) Bias condition High ON Low OFF MUTE pin (pin 13) Conditions ...
Page 8
... The test pins (pins 15 and 16) are used as pins for testing before shipment. These pins are not used normally. Therefore, these pins must be left open if the pin arrangement is not performed. Please make sure to connect these pins to GNDs if the pin arrangement is performed. LV4912GP OFF Time 17 ...
Page 9
... 4Ω 5 AES17 6.67kHz 1kHz 2 0 100Hz 0.01 0.001 0. 0 Output power – W LV4912GP 4Ω STBT = L, MUTE = 5 AES17 ...
Page 10
... Output power – W Characteristics Imute – 4Ω STBY = H MUTE = L 0 – 50 – Allowable temperature, Ta – °C LV4912GP 4Ω AES17 0 – 5 – 10 – 15 – 10k 100k 4Ω ...
Page 11
... SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of May, 2008. Specifications and information herein are subject to change without notice. LV4912GP 3.0 2.5 2.0 1.5 1 ...