lc75863e Sanyo Semiconductor Corporation, lc75863e Datasheet
lc75863e
Related parts for lc75863e
lc75863e Summary of contents
Page 1
... Ordering number : ENN7135 1/3 Duty LCD Display Drivers with Key Input Function Overview The LC75863E and LC75863W are 1/3 duty LCD display drivers that can directly drive segments and can control up to four general-purpose output ports. These products also incorporate a key scan circuit that accepts input from keys to reduce printed circuit board wiring ...
Page 2
... Input voltage Output voltage Output current Allowable power dissipation Operating temperature Storage temperature Allowable Operating Ranges –40 to +85°C, V Parameter Supply voltage Input voltage Input high level voltage Input low level voltage LC75863E, 75863W LC75863E (QIP48E) LC75863W (SQFP48 =0V ...
Page 3
... Input floating voltage Pull-down resistance Output off leakage current Output high level voltage Output low level voltage Output middle level voltage *2 Oscillator frequency Current drain Note: *2. Excluding the bias voltage generation divider resistor built into V LC75863E, 75863W Symbol Conditions R OSC OSC C OSC OSC ...
Page 4
... VIH1 CL 50% VIL tr VIH1 DI VIL tds tdh DO 2. When CL is stopped at the high level CE tø tds DO LC75863E, 75863W V LCD To the common segment driver Excluding these resistors. Figure 1 VIH1 tøL tf tcp tcs D0 VIH1 tøH VIH1 50% VIL tcp tcs VIH1 ...
Page 5
... Block Diagram VLCD VLCD1 COMMON DRIVER VLCD2 VSS TEST CLOCK OSC GENERATOR DO DI INTERFACE CL CE VDD VDET LC75863E, 75863W CONTROL REGISTER CCB SEGMENT DRIVER & LATCH SHIFT REGISTER KEY BUFFER KEY SCAN No. 7135-5/24 ...
Page 6
... Logic block power supply connection. Provide a voltage of between 4.5 and 6.0V LCD driver block power supply connection. Provide a voltage of between VDD–0.5 and V 39 LCD 6.0V Power supply connection. Connect to ground. SS LC75863E, 75863W Function /384)Hz. OSC Handling Active I/O when unused — OPEN — OPEN — ...
Page 7
... CCB address ........ 42H D1 to D75 .............. Display data S0,S1 .................... Sleep control data K0,K1 .................... Key scan output/segment output selection data ................ Segment output port/general-purpose output port selection data SC ........................ Segment on/off control data DR ........................ 1/2 bias or 1/3 bias drive selection data LC75863E, 75863W D2 D34 D35 D36 D37 D38 D39 ...
Page 8
... D4 S3/P3 D7 S4/P4 D10 For example, if the S4/P4 output pin is selected general-purpose output port, the S4/P4 output pin will output a high level (V D10 is 1, and will output a low level (Vss) when D10 is 0. LC75863E, 75863W Segment outputs OSC oscillator Common outputs Operating Operating Stopped ...
Page 9
... The LCD segments for COM1 and COM3 are on The LCD segments for COM1 and COM2 are on The LCD segments for COM1, COM2 and COM3 are on. LC75863E, 75863W Output pin COM1 COM2 S14 D40 D41 S15 D43 D44 ...
Page 10
... Note B3 A3······CCB address CCB address ...... 43H KD1 to KD30 ........ Key data SA ........................ Sleep acknowledge data Note key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data(SA) will be invalid. LC75863E, 75863W ...
Page 11
... This mode is cleared by sending control data with both S0 and S1 set to 0. However, note that the S1/P1 to S4/P4 outputs can be used as general-purpose output ports according to the state of the control data bits, even in sleep mode. (See the control data description for details.) LC75863E, 75863W KI3 KI4 ...
Page 12
... CE is high during a serial data transfer, DO will be set high. • After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75863E/W performs another key scan. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and 10 kΩ ...
Page 13
... CE is high during a serial data transfer, DO will be set high. • After the controller reads the key data, the key data read request is cleared (DO is set high) and the LC75863E/W performs another key scan. However, this dose not clear sleep mode. Also note that DO, being an open-drain output, requires a pull-up resistor (between 1 and 10 kΩ ...
Page 14
... COM1 and COM3 are on. LCD driver output when LCD segments corresponding to COM2 and COM3 are on. LCD driver output when all LCD segments corresponding to COM1, COM2 and COM3 are on. LC75863E, 75863W fosc [Hz ] 384 1/3 Duty, 1/2 Bias Waveforms VLCD VLCD1, VLCD2 0V VLCD ...
Page 15
... LCD driver output when LCD segments corresponding to COM1 and COM3 are on. LCD driver output when LCD segments corresponding to COM2 and COM3 are on. LCD driver output when all LCD segments corresponding to COM1, COM2 and COM3 are on. LC75863E, 75863W fosc [Hz ] 384 1/3 Duty, 1/3 Bias Waveforms VLCD VLCD1 VLCD2 0V ...
Page 16
... System Reset The LC75863E/W supports the reset methods described below. When a system reset is applied, display is turned off, key scanning is stopped, and all the key data is reset to low. When the reset is cleared, display is turned on and key scanning become possible. ...
Page 17
... LC75863E/W internal block states during the reset period • CLOCK GENERATOR Reset is applied and the base clock is stopped. However, the OSC pin state (normal or sleep mode) is determined after the S0 and S1 control data bits are transferred. • COMMON DRIVER, SEGMENT DRIVER & LATCH Reset is applied and the display is turned off. However, display data can be input to the latch circuit in this state. • ...
Page 18
... fall time when power drops are both at least 1 ms, as the LC75863E/W is reset by the VDET. (general-purpose (P1) output ports) (P2) Used with the (P3) backlight controller (P4) or other circuit. COM1 COM2 COM3 P1/S1 P2/S2 P3/S3 P4/S4 S5 S23 ...
Page 19
... fall time when power drops are both at least 1 ms, as the LC75863E/W is reset by the VDET. (general-purpose (P1) output ports) (P2) Used with the (P3) backlight controller (P4) or other circuit. COM1 COM2 COM3 P1/S1 P2/S2 P3/S3 P4/S4 S5 S23 ...
Page 20
... fall time when power drops are both at least 1 ms, as the LC75863E/W is reset by the VDET. (general-purpose (P1) output ports) (P2) Used with the (P3) backlight controller (P4) or other circuit. COM1 COM2 COM3 P1/S1 P2/S2 P3/S3 P4/S4 S5 S23 ...
Page 21
... Notes on transferring display data from the controller The display data (D1 to 75) is transferred to the LC75863E/W in two operations. All of the display data should be transferred within maintain the quality of the displayed image. LC75863E, 75863W ...
Page 22
... The period t9 in this technique must satisfy the following condition. t9>t6+t7+ key data read operation is executed when DO is high, the read key data (KD1 to KD30) and sleep acknowledge data (SA) will be invalid. LC75863E, 75863W Key ...
Page 23
... Key scan execution time when the key data agreed for two key scans. (615T(S)) t6: Key scan execution time when the key data did not agree for two key scans and the key scan was executed again. (1230T(S)) t7: Key address (43H) transfer time t8: Key data read time LC75863E, 75863W NO Key ...
Page 24
... SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of December, 2001. Specifications and information herein are subject to change without notice. LC75863E, 75863W PS No. 7135-24/24 ...